


## 8 BIT PISO SHIFT REGISTER

- HIGH SPEED  
 $f_{MAX} = 50$  MHz (TYP.) at  $V_{CC} = 5V$
- LOW POWER DISSIPATION  
 $I_{CC} = 4 \mu A$  (MAX.) at  $T_A = 25^\circ C$
- HIGH NOISE IMMUNITY  
 $V_{NIH} = V_{NIL} = 28\%$   $V_{CC}$  (MIN.)
- OUTPUT DRIVE CAPABILITY  
 10 LSTTL LOADS
- SYMMETRICAL OUTPUT IMPEDANCE  
 $|I_{OHI}| = |I_{OL}| = 4$  mA (MIN.)
- BALANCED PROPAGATION DELAYS  
 $t_{PLH} = t_{PHL}$
- WIDE OPERATING VOLTAGE RANGE  
 $V_{CC}$  (OPR) = 2V to 6V
- PIN AND FUNCTION COMPATIBLE  
 WITH 54/74LS166





### DESCRIPTION

The M54/74HC166 is a high speed C<sup>2</sup>MOS 8 BIT PISO SHIFT REGISTER fabricated in silicon gate C<sup>2</sup>MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption.

It consists of parallel or serial inputs and a serial-out 8-bit shift register with gated clock inputs and an overriding clear input. The parallel-in or serial-in modes are controlled by the SHIFT/LOAD input. When the SHIFT/LOAD input is held high, the serial data input is enabled and the eight flip-flops perform serial shifting with each clock pulse. When held low, the parallel data inputs are enabled and synchronous loading occurs on the next clock pulse. Clocking is accomplished on the low-to-high level edge of the clock pulse. The CLOCK-INHIBIT input should be changed to the high only while the CLOCK input is held high. A direct clear input overrides all other inputs, including the clock, and sets all flip-flops to zero. Functional details are shown in the truth table and the timing chart.


All inputs are equipped with protection circuits against static discharge and transient excess voltage.

### PIN CONNECTIONS (top view)




NC =  
 No Internal  
 Connection

## LOGIC DIAGRAM



## TIMING CHART



## TRUTH TABLE

INPUTS						INTERNAL OUTPUTS		OUTPUT
CLEAR	SHIFT/ LOAD	CLOCK INH.	CLOCK	SERIAL IN	PARALLEL A.....H	QA	QB	QH
L	X	X	X	X	X	L	L	L
H	X	X	↓	X	X	NO CHANGE		
H	L	L	↑	X	a.....h	a	b	h
H	H	L	↑	H	X	H	QAn	QGn
H	H	L	↑	L	X	L	QAn	QGn
H	X	H	X	X	X	NO CHANGE		

X: DON'T CARE

a.....h : THE LEVEL OF STEADY STATE INPUT VOLTAGE AT INPUTS A TROUGH H RESPECTIVELY

## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	- 0.5 to 7	V
V <sub>I</sub>	DC Input Voltage	- 0.5 to V <sub>CC</sub> + 0.5	V
V <sub>O</sub>	DC Output Voltage	- 0.5 to V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	DC Input Diode Current	± 20	mA
I <sub>OK</sub>	DC Output Diode Current	± 20	mA
I <sub>O</sub>	DC Output Source Sink Current Per Output Pin	± 25	mA
I <sub>CC</sub> or I <sub>GND</sub>	DC V <sub>CC</sub> or Ground Current	± 50	mA
P <sub>D</sub>	Power Dissipation	500 (*)	mW
T <sub>stg</sub>	Storage Temperature	- 65 to 150	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(\*) 500 mW: ≈ derate to 300 mW by 10 mW/°C: 65°C to 85°C.

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	2 to 6	V
V <sub>I</sub>	Input Voltage	0 to V <sub>CC</sub>	V
V <sub>O</sub>	Output Voltage	0 to V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature 74HC Series 54HC Series	- 40 to 85 - 55 to 125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time	V <sub>CC</sub> { 2 V 4.5V 6 V } 0 to 1000 0 to 500 0 to 400	ns

## DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	V <sub>CC</sub>	Test Condition	T <sub>A</sub> = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit	
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.		
V <sub>IH</sub>	High Level Input Voltage	2.0 4.5 6.0		1.5 3.15 4.2	— — —	— — —	1.5 3.15 4.2	— — —	1.5 3.15 4.2	— — —	V	
V <sub>IL</sub>	Low Level Input Voltage	2.0 4.5 6.0		— — —	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	V	
V <sub>OH</sub>	High Level Output Voltage	2.0 4.5 6.0 4.5 6.0	V <sub>I</sub>	I <sub>O</sub>	1.9 4.4 5.9	2.0 4.5 6.0	— — —	1.9 4.4 5.9	— — —	1.9 4.4 5.9	— — —	
			V <sub>IH</sub> or V <sub>IL</sub>	— 20 μA — 4.0 mA — 5.2 mA	4.18 5.68	4.31 5.8	— —	4.13 5.63	— —	4.10 5.60	— —	V
V <sub>OL</sub>	Low Level Output Voltage	2.0 4.5 6.0 4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	20 μA	— — —	0.0 0.1 0.1	— — —	0.1 0.1 0.1	— — —	0.1 0.1 0.1	V	
				4.0 mA 5.2 mA	— —	0.17 0.18	0.26 0.26	— —	0.33 0.33	— —	0.40 0.40	
I <sub>I</sub>	Input Leakage Current	6.0	V <sub>I</sub> = V <sub>CC</sub> or GND		—	—	± 0.1	—	± 1.0	—	± 1.0	μA
I <sub>CC</sub>	Quiescent Supply Current	6.0	V <sub>I</sub> = V <sub>CC</sub> or GND		—	—	4	—	40	—	80	μA

AC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C, C<sub>L</sub> = 15pF, Input t<sub>r</sub> = t<sub>f</sub> = 6ns)

Symbol	Parameter	54HC and 74HC			Unit
		Min.	Typ.	Max.	
t <sub>TLH</sub> t <sub>THL</sub>	Output Transition Time		4	8	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time (CLOCK-QH)		16	25	ns
t <sub>PHL</sub>	Propagation Delay Time (CLEAR-QH)		16	25	ns
f <sub>MAX</sub>	Maximum Clock frequency	33	55		MHz

AC ELECTRICAL CHARACTERISTICS ( $C_L = 50\text{pF}$ , Input  $t_r = t_f = 6\text{ns}$ )

Symbol	Parameter	$V_{CC}$	Test Condition	$T_A = 25^\circ\text{C}$ 54HC and 74HC			- 40 to $85^\circ\text{C}$ 74HC		- 55 to $125^\circ\text{C}$ 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
$t_{TLH}$ $t_{THL}$	Output Transition Time	2.0		—	30	75	—	95	—	110	ns
		4.5		—	8	15	—	19	—	22	
		6.0		—	7	13	—	16	—	19	
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time (CLOCK - QH)	2.0		—	80	150	—	190	—	225	ns
		4.5		—	20	30	—	38	—	45	
		6.0		—	17	26	—	33	—	38	
$t_{PHL}$	Propagation Delay Time (CLEAR-QH)	2.0		—	76	150	—	190	—	225	ns
		4.5		—	19	30	—	38	—	45	
		6.0		—	16	26	—	32	—	38	
$f_{MAX}$	Maximum Clock Frequency	2.0		6	14	—	4.8	—	3.8	—	MHz
		4.5		30	50	—	24	—	19	—	
		6.0		35	60	—	28	—	22	—	
$t_{W(H)}$ $t_{W(L)}$	Minimum Pulse Width (CLOCK)	2.0		—	30	75	—	95	—	110	ns
		4.5		—	8	15	—	19	—	22	
		6.0		—	7	13	—	16	—	19	
$t_{W(L)}$	Minimum Pulse Width (CLEAR)	2.0		—	30	75	—	95	—	110	ns
		4.5		—	8	15	—	19	—	22	
		6.0		—	7	13	—	16	—	19	
$t_{REM}$	Minimum Removal Time (CLEAR)	2.0		—	—	0	—	0	—	0	ns
		4.5		—	—	0	—	0	—	0	
		6.0		—	—	0	—	0	—	0	
$t_s$	Minimum Set-up Time (SI, PI)	2.0		—	20	75	—	95	—	110	ns
		4.5		—	5	15	—	19	—	22	
		6.0		—	4	13	—	16	—	19	
$t_s$	Minimum Set-up Time (S/L)	2.0		—	30	75	—	95	—	110	ns
		4.5		—	8	15	—	19	—	22	
		6.0		—	7	13	—	16	—	19	
$t_h$	Minimum Hold Time (SI, PI)	2.0		—	—	50	—	65	—	75	ns
		4.5		—	—	10	—	13	—	15	
		6.0		—	—	9	—	11	—	13	
$t_h$	Minimum Hold Time (S/L)	2.0		—	—	0	—	0	—	0	ns
		4.5		—	—	0	—	0	—	0	
		6.0		—	—	0	—	0	—	0	
$C_{IN}$	Input Capacitance			—	5	10	—	10	—	10	pF
$C_{PD} (*)$	Power Dissipation Capacitance			—	58	—	—	—	—	—	pF


Note (\*)  $C_{PD}$  is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the following equation.


$$I_{CC(\text{opr})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

## SWITCHING CHARACTERISTICS TEST WAVEFORM


CLEAR MODE




SERIAL MODE



PARALLEL MODE



TEST CIRCUIT  $I_{CC}$  (Opr.)

INPUT WAVEFORM IS THE SAME AS THAT IN CASE OF SWITCHING CHARACTERISTICS TEST

## INPUT AND OUTPUT EQUIVALENT CIRCUIT

