


8 STAGE PRESETTABLE SYNCHRONOUS DOWN COUNTERS

- **HIGH SPEED**
 $f_{MAX} = 34 \text{ MHz (Typ) at } V_{CC} = 5V$
- **LOW POWER DISSIPATION**
 $I_{CC} = 4 \mu A \text{ (MAX.) at } T_A = 25^\circ C$
- **HIGH NOISE IMMUNITY**
 $V_{NIH} = V_{NIL} = 28\% V_{CC} \text{ (MIN.)}$
- **OUTPUT DRIVE CAPABILITY**
 10 LSTTL LOADS
- **SYMMETRICAL OUTPUT IMPEDANCE**
 $|I_{OH}| = |I_{OL}| = 4 \text{ mA (MIN.)}$
- **BALANCED PROPAGATION DELAYS**
 $t_{PLH} = t_{PHL}$
- **WIDE OPERATING VOLTAGE RANGE**
 $V_{CC} \text{ (OPR)} = 2V \text{ to } 6V$
- **PIN AND FUNCTION COMPATIBLE**
 WITH 40102B/40103B


DESCRIPTION

The M54/74HC40102/40103 are high speed CMOS 8-STAGE PRESETTABLE SYNCHRONOUS DOWN COUNTERS fabricated with silicon gate C²MOS technology. They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The HC40102, and HC40103 consist of an 8-stage synchronous down counter with a single output which is active when the internal count is zero. The HC40102 is configured as two cascaded 4-bit BCD counters, and the HC40103 contains a single 8-bit binary counter. Each type has control inputs for enabling or disabling the clock, for clearing the counter to its maximum count, and for presetting the counter either synchronously or asynchronously. All control inputs and the CARRY-OUT/ZERO-DETECT output are active-low logic. In normal operation, the counter is decremented by one count on each positive transition of the CLOCK. Counting is inhibited when the CARRY-IN/COUNTER ENABLE (CI/CE) input is high. The CARRY-OUT/ZERO-DETECT (CO/ZD) output goes low when the count reaches zero if the CI/CE input is low, and remains low for one full clock period. When the SYNCHRONOUS PRESET-ENABLE (SPE) input is low, data at the J input is clocked into the counter on the next positive clock transition regardless of the state of the CI/CE input.



PIN CONNECTION (top view)



NC =
No Internal
Connection

DESCRIPTION (Continued)


When the **ASYNCHRONOUS PRESET-ENABLE (APE)** input is low, data at the **J** inputs is asynchronously forced into the counter regardless of the state of the **SPE**, **CI/CE**, or **CLOCK** inputs. **J** Inputs J0-J7 represent two 4-bit BCD words for the HC40102 and a single 8-bit binary word for the HC40103. When the **CLEAR (CLR)** input is low, the counter is asynchronously cleared to its maximum count (99₁₀ for the HC40102 and 255₁₀ for the HC40103 regardless of the state of any other input.

The precedence relationship between control input is indicated in the truth table. If all control inputs are high at the time of zero count, the counters will jump to the maximum count, giving a counting sequence of 100 or 256 clock pulses long. The HC40102 and HC40103 may be cascaded using the **CI/CE** input and the **CO/ZD** output, in either a synchronous or ripple mode. All inputs are equipped with protection circuits against static discharge and transient excess voltage.


TRUTH TABLE

CONTROL INPUTS				MODE	FUNCTIONAL DESCRIPTION
CLR	APE	SPE	CI/CE		
H	H	H	H	COUNT INHIBIT	EVEN IF CLOCK IS GIVEN, NO COUNT IS MADE.
H	H	H	L	REGULAR COUNT	DOWN COUNT AT RISING EDGE OF CLOCK.
H	H	L	X	SYNCHRONOUS PRESET	DATA OF PI TERMINAL IS PRESET AT RISING EDGE OF CLOCK
H	L	X	X	ASYNCHRONOUS PRESET	DATA OF PI TERMINAL IS ASYNCHRONOUSLY PRESET TO CLOCK
L	X	X	X	CLEAR	COUNTER IS SET TO MAXIMUM COUNT.


X. DON'T CARE — MAXIMUM COUNT: "99" FOR HC40102 AND "255" FOR HC40103

LOGIC DIAGRAM (HC40102)

LOGIC DIAGRAM (HC40103)



TIMING CHART



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	- 0.5 to 7	V
V_I	DC Input Voltage	- 0.5 to $V_{CC} + 0.5$	V
V_O	DC Output Voltage	- 0.5 to $V_{CC} + 0.5$	V
I_{IK}	DC Input Diode Current	± 20	mA
I_{OK}	DC Output Diode Current	± 20	mA
I_O	DC Output Source Sink Current Per Output Pin	± 25	mA
I_{CC} or I_{GND}	DC V_{CC} or Ground Current	± 50	mA
P_D	Power Dissipation	500 (*)	mW
T_{stg}	Storage Temperature	- 65 to 150	$^{\circ}C$


Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(*) 500 mW: \cong 65 $^{\circ}C$ derate to 300 mW by 10 mW/ $^{\circ}C$: 65 $^{\circ}C$ to 85 $^{\circ}C$

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	2 to 6	V
V_I	Input Voltage	0 to V_{CC}	V
V_O	Output Voltage	0 to V_{CC}	V
T_A	Operating Temperature 74HC Series 54HC Series	- 40 to 85 - 55 to 125	$^{\circ}C$
t_r, t_f	Input Rise and Fall Time	$V_{CC} \begin{cases} 2 \text{ V} & 0 \text{ to } 1000 \\ 4.5 \text{ V} & 0 \text{ to } 500 \\ 6 \text{ V} & 0 \text{ to } 400 \end{cases}$	ns

INPUT AND OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	V _{CC}	Test Condition		T _A = 25°C 54HC and 74HC			− 40 to 85°C 74HC		− 55 to 125°C 54HC		Unit
					Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
V _{IH}	High Level Input Voltage	2.0 4.5 6.0			1.5 3.15 4.2	— — —	— — —	1.5 3.15 4.2	— — —	1.5 3.15 4.2	— — —	V
V _{IL}	Low Level Input Voltage	2.0 4.5 6.0			— — —	— — —	0.5 1.35 1.8	— 1.35 —	0.5 1.35 1.8	— 1.35 —	0.5 1.35 1.8	V
V _{OH}	High Level Output Voltage	2.0	V _I	I _O	1.9	2.0	—	1.9	—	1.9	—	V
		4.5	V _{IH} or V _{IL}	− 20 μA	4.4	4.5	—	4.4	—	4.4	—	
		6.0		− 4.0 mA	5.9	6.0	—	5.9	—	5.9	—	
		4.5 6.0		− 4.0 mA − 5.2 mA	4.18 5.68	4.31 5.8	—	4.13 5.63	—	4.10 5.60	—	
V _{OL}	Low Level Output Voltage	2.0	V _{IH} or V _{IL}	20 μA	—	0.0	0.1	—	0.1	—	0.1	V
		4.5		—	0.0	0.1	—	0.1	—	0.1		
		6.0	—	0.0	0.1	—	0.1	—	0.1			
		4.5 6.0		4.0 mA 5.2 mA	— —	0.17 0.18	0.26 0.26	— —	0.33 0.33	— —	0.40 0.40	
I _I	Input Leakage Current	6.0	V _I = V _{CC} or GND		—	—	± 0.1	—	± 1.0	—	± 1.0	μA
I _{CC}	Quiescent Supply Current	6.0	V _I = V _{CC} or GND		—	—	4	—	40	—	80	μA

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$, $C_L = 15\text{pF}$, Input $t_r = t_f = 6\text{ns}$)

Symbol	Parameter	54HC and 74HC			Unit
		Min.	Typ.	Max.	
t_{TLH} t_{THL}	Output Transition Time		4	8	ns
t_{PLH} t_{PHL}	Propagation Delay Time CK-CO/ZO		27	42	ns
t_{PHL}	Propagation Delay Time (APE-CO/ZO)		34	53	ns
t_{PHL}	Propagation Delay Time (CL-CO/ZO)		27	42	ns
t_{PHL}	Propagation Delay Time (CI/CE-CO/ZO)		11	18	ns
f_{MAX}	Maximum Clock Frequency	22	34		MHz

AC ELECTRICAL CHARACTERISTICS ($C_L = 50\text{pF}$, Input $t_r = t_f = 6\text{ns}$)

Symbol	Parameter	V_{CC}	Test Condition	$T_A = 25^\circ\text{C}$ 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t_{TLH} t_{THL}	Output Transition Time	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	95 19 16		110 22 19	ns
t_{PLH} t_{PHL}	Propagation Delay Time (CLOCK - CO/ZD)	2.0 4.5 6.0		— — —	128 32 27	245 49 42	— — —	305 61 52		370 74 63	ns
t_{PLH} t_{PHL}	Propagation Delay Time (APE - CO/ZD)	2.0 4.5 6.0		— — —	156 39 33	300 60 52	— — —	380 76 66		450 90 76	ns
t_{PLH}	Propagation Delay Time (CL - CO/ZD)	2.0 4.5 6.0		— — —	124 31 27	240 48 41	— — —	300 60 51		360 72 61	ns
t_{PLH} t_{PHL}	Propagation Delay Time (CI/CE - CO/ZO)	2.0 4.5 6.0		— — —	56 14 12	115 23 20	— — —	145 29 25		175 35 30	ns
f_{MAX}	Maximum Clock Frequency	2.0 4.5 6.0		4 20 24	8 31 36	— — —	3.2 16 18	— — —	2.6 13 15	— — —	MHz
$t_{W(H)}$ $t_{W(L)}$	Minimum Pulse Width (CLOCK)	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	95 19 16		110 22 19	ns
$t_{W(L)}$	Minimum Pulse Width (CL, APE)	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	95 19 16		110 22 19	ns
t_s	Minimum Set-up Time (SPE - CK)	2.0 4.5 6.0		— — —	30 7 6	75 15 13	— — —	95 19 16		110 22 19	ns
t_s	Minimum Set-up Time (CI/CE - CK)	2.0 4.5 6.0		— — —	56 14 12	125 25 21	— — —	155 31 26	— — —	190 38 32	ns
t_s	Minimum Set up Time (Jn-CK)	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	95 19 16	— — —	110 22 19	ns
t_h	Minimum Hold Time (All inputs)	2.0 4.5 6.0		— — —	— — —	5 5 5	— — —	5 5 5		5 5 5	ns
t_{REM}	Minimum Removal Time (CL - APE)	2.0 4.5 6.0		— — —	20 5 4	75 15 13	— — —	95 19 16		110 22 19	ns
t_s	Minimum Set-up Time (Jn APE)	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	95 19 16		110 22 19	ns
C_{IN}	Input Capacitance			—	5	10	—	10		10	pF
$C_{PD} (*)$	Power Dissipation Capacitance		M54/74HC40102 M54/74HC40103	— —	110 128	— —	— —	— —			pF

Note (*) C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the following equation.

$$I_{CC} (\text{Opr.}) \cdot C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

FUNCTIONAL DESCRIPTION

The HC40102 and HC40103 are 8-stage presettable synchronous down counters. Carry Out/Zero Detect ($\overline{CO/ZD}$) is output at the "L" level for the period of 1 bit when the readout becomes "0". The HC40102 adopts binary coded decimal notation, making setting up to 99 counts possible. While the HC40103 adopts 8-bit binary counter and can set up to 255 counts.

Count operation

At the "H" level of control input of \overline{CLEAR} , \overline{SPE} and \overline{APE} , the counter carries out down count operation one by one at the rise of pulse given to CLOCK input. Count operation can be inhibited by setting Carry Input/Clock Enable $\overline{CI/CE}$ to the "H" level.

$\overline{CO/ZD}$ is output at the "L" level when the readout becomes "0", but is not output even if the readout becomes "0" when $\overline{CI/CE}$ is at the "H" level, thus maintaining the "H" level.


Synchronous cascade operation can be carried out by using $\overline{CI/CE}$ input and $\overline{CO/ZD}$ output.

The contents of count jump to maximum count (99 for the HC40102 and 255 for the HC40103) if clock is given when the readout is "0". Therefore, operation of 100-frequency division and that of 256-frequency division are carried out for the HC40102 and HC40103, respectively, when clock input alone is given without various kinds of preset operation.

Preset operation and reset operation


When Clear (\overline{CLEAR}) input is set to the "L" level, the readout is set to the maximum count independently of other inputs. When Asynchronous Preset Enable (\overline{APE}) input is set to the "L" level, readouts given on J0 to J7 can be preset asynchronously to counter independently of inputs other than \overline{CLEAR} input. When Synchronous Preset Enable (\overline{SPE}) is set to the "L" level, the readouts given on J0 to J7 can be preset to counter synchronously with the rise of clock.

As to these operation modes, refer to the truth table.




SWITCHING CHARACTERISTICS TEST WAVEFORM


WAVEFORM 1




WAVEFORM 2




WAVEFORM 3




WAVEFORM 4




WAVEFORM 5



WAVEFORM 6




(** F/F output is internal signal of IC)

TEST CIRCUIT I_{CC} (Opr.)

INPUT TRANSITION TIME IS THE SAME AS THAT IN CASE OF SWITCHING CHARACTERISTICS TEST


EXAMPLE OF TYPICAL APPLICATION

PROGRAMMABLE DIVIDE-BY-N COUNTER




$$f_{OUT} = \frac{f_{IN}}{N+1}$$

- Timing chart when $N = "3"$
(J0, J1 = V_{CC} , J2 ~ J7 = GND)



- HC40102 1/2 to 1/100 are dividable
- HC40103 1/2 to 1/256 are dividable


PARALLEL CARRY CASCADING



* At synchronous cascade connection, huzzerd occurs at C0 output after its second stage when digit place changes. due to delay arrival. Therefore, take gate from HC32 or the like, not from C0 output at the rear stage directly.

EXAMPLE OF TYPICAL APPLICATION (Continued)

PROGRAMMABLE TIMER



Note: The above formula does not take into account the phase of clock input. Therefore, the real pulse width is the distance between the above formula- $1/f_{IN}$ ~the above formula.