


## 4-WORD X 4-BIT REGISTER FILE (3-STATE)

PRELIMINARY DATA



- **HIGH SPEED**  
 $t_{PD} = 21 \text{ ns (Typ)}$  at  $V_{CC} = 5V$
- **LOW POWER DISSIPATION**  
 $I_{CC} = 4 \mu A \text{ (MAX.)}$  at  $T_A = 25^\circ C$
- **HIGH NOISE IMMUNITY**  
 $V_{NIH} = V_{NIL} = 28\% V_{CC} \text{ (MIN.)}$
- **OUTPUT DRIVE CAPABILITY**  
 10 LSTTL LOADS
- **SYMMETRICAL OUTPUT IMPEDANCE**  
 $|I_{OH}| = I_{OL} = 4 \text{ mA (MIN.)}$
- **BALANCED PROPAGATION DELAYS**  
 $t_{PLH} = t_{PHL}$
- **WIDE OPERATING VOLTAGE RANGE**  
 $V_{CC} \text{ (OPR)} = 2V \text{ to } 6V$
- **PIN AND FUNCTION COMPATIBLE**  
 WITH 54/74LS670



### DESCRIPTION

The M54/74HC670 is a high speed CMOS 4 WORD X 4 BIT REGISTER FILE (3-STATE) fabricated in silicon gate C<sup>2</sup>MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. The M54HC/74HC670 is a 4 x 4 Register File organized as four words by four bits. Separate read and write inputs, both address and enable, allow simultaneous read and write operation. The 3-state outputs make it possible to connect up to 128 outputs to increase the word capacity up to 512 words. Any number of these devices can be operated in parallel to generate an n-bit length. All inputs are equipped with protection circuits against static discharge and transient excess voltage.

### PIN CONNECTION (top view)



NC =  
No Internal  
Connection

**WRITE FUNCTION TABLE**


WRITE INPUTS			WORDS			
WB	WA	WE	0	1	2	3
L	L	L	Q = D	Q0	Q0	Q0
L	H	L	Q0	Q = D	Q0	Q0
H	L	L	Q0	Q0	Q = D	Q0
H	H	L	Q0	Q0	Q0	Q = D
X	X	H	Q0	Q0	Q0	Q0

**READ FUNCTION TABLE**

READ INPUTS			OUTPUTS			
RB	RA	RE	Q1	Q2	Q3	Q4
L	L	L	W0B1	W0B2	W0B3	W0B4
L	H	L	W1B1	W1B2	W1B3	W1B4
H	L	L	W2B1	W2B2	W2B3	W2B4
H	H	L	W3B1	W3B2	W3B3	W3B4
X	X	H	Z	Z	Z	Z

- Notes: 1 \* = DON'T CARE. Z: HIGH IMPEDANCE  
 2 (Q = D) = THE FOUR SELECT INTERNAL FLIP-FLOP OUTPUTS WILL ASSUME THE STATES APPLIED TO THE FOUR EXTERNAL DATA INPUTS.  
 3 Q0 = THE LEVEL OF Q BEFORE THE INDICATED INPUT CONDITIONS WERE ESTABLISHED.  
 4 W0B1 = THE FIRST BIT OF WORD 0, ETC.

**LOGIC DIAGRAM**



## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply Voltage	- 0.5 to 7	V
$V_I$	DC Input Voltage	- 0.5 to $V_{CC} + 0.5$	V
$V_O$	DC Output Voltage	- 0.5 to $V_{CC} + 0.5$	V
$I_{IK}$	DC Input Diode Current	$\pm 20$	mA
$I_{OK}$	DC Output Diode Current	$\pm 20$	mA
$I_O$	DC Output Source Sink Current Per Output Pin	$\pm 25$	mA
$I_{CC}$ or $I_{GND}$	DC $V_{CC}$ or Ground Current	$\pm 50$	mA
$P_D$	Power Dissipation	500 (*)	mW
$T_{stg}$	Storage Temperature	- 65 to 150	$^{\circ}C$


Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(\*) 500 mW:  $\cong 65^{\circ}C$  derate to 300 mW by 10 mW/ $^{\circ}C$ :  $65^{\circ}C$  to  $85^{\circ}C$

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply Voltage	2 to 6	V
$V_I$	Input Voltage	0 to $V_{CC}$	V
$V_O$	Output Voltage	0 to $V_{CC}$	V
$T_A$	Operating Temperature 74HC Series 54HC Series	- 40 to 85 - 55 to 125	$^{\circ}C$
$t_r, t_f$	Input Rise and Fall Time	$V_{CC} \begin{cases} 2 \text{ V} & 0 \text{ to } 1000 \\ 4.5 \text{ V} & 0 \text{ to } 500 \\ 6 \text{ V} & 0 \text{ to } 400 \end{cases}$	ns

## INPUT AND OUTPUT EQUIVALENT CIRCUIT



## DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	V <sub>CC</sub>	Test Condition	T <sub>A</sub> = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit		
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.			
V <sub>IH</sub>	High Level Input Voltage	2.0		1.5	—	—	1.5	—	1.5	—	V		
		4.5		3.15	—	—	3.15	—	3.15	—			
		6.0		4.2	—	—	4.2	—	4.2	—			
V <sub>IL</sub>	Low Level Input Voltage	2.0		—	—	0.5	—	0.5	—	0.5	V		
		4.5		—	—	1.35	—	1.35	—	1.35			
		6.0		—	—	1.8	—	1.8	—	1.8			
V <sub>OH</sub>	High Level Output Voltage	2.0	V <sub>I</sub>	I <sub>O</sub> - 20 μA	1.9	2.0	—	1.9	—	1.9	—	V	
		4.5	V <sub>IH</sub>		4.4	4.5	—	4.4	—	4.4	—		
		6.0	or		5.9	6.0	—	5.9	—	5.9	—		
		4.5	V <sub>IL</sub>		4.18	4.31	—	4.13	—	4.10	—		
		6.0			5.68	5.8	—	5.63	—	5.60	—		
V <sub>OL</sub>	Low Level Output Voltage	2.0	V <sub>IH</sub> or V <sub>IL</sub>	20 μA	—	0.0	0.1	—	0.1	—	0.1	V	
		4.5			—	0.0	0.1	—	0.1	—	0.1		
		6.0			—	0.0	0.1	—	0.1	—	0.1		
		4.5			4.0 mA	—	0.17	0.26	—	0.33	—		0.40
		6.0			5.2 mA	—	0.18	0.26	—	0.33	—		0.40
I <sub>I</sub>	Input Leakage Current	6.0	V <sub>I</sub> = V <sub>CC</sub> or GND	—	—	±0.1	—	±1.0	—	±1.0	μA		
I <sub>OZ</sub>	3-State Output Off-State Current	6.0	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>O</sub> = V <sub>CC</sub> or GND	—	—	±0.5	—	±5.0	—	±5.0	μA		
I <sub>CC</sub>	Quiescent Supply Current	6.0	V <sub>I</sub> = V <sub>CC</sub> or GND I <sub>O</sub> = 0	—	—	4	—	40	—	80	μA		

AC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C, C<sub>L</sub> = 15pF, Input t<sub>r</sub> = t<sub>f</sub> = 6ns)

Symbol	Parameter	54HC and 74HC			Unit
		Min.	Typ.	Max.	
t <sub>TLH</sub> t <sub>THL</sub>	Output Transition Time		4	8	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time (RA, RB-Qn)		21	34	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time (WE-Qn)		24	38	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time (Dn-Qn)		20	32	ns



AC ELECTRICAL CHARACTERISTICS ( $C_L = 50\text{pF}$ , Input  $t_r = t_f = 6\text{ns}$ )

Symbol	Parameter	$V_{CC}$	Test Condition	$T_A = 25^\circ\text{C}$ 54HC and 74HC			$-40$ to $85^\circ\text{C}$ 74HC		$-55$ to $125^\circ\text{C}$ 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
				$t_{TLH}$ $t_{THL}$	Output Transition Time	2.0 4.5 6.0		— 30 8 7	75 15 13	— — —	
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time (RA, RB-Qn)	2.0 4.5 6.0		— 100 25 21	195 39 33	— — —	245 49 42	— — —	295 59 50	ns	
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time (WE-Qn)	2.0 4.5 6.0		— 112 28 24	220 44 37	— — —	275 55 47	— — —	330 66 36	ns	
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time (Dn-Qn)	2.0 4.5 6.0		— 92 23 20	185 37 31	— — —	230 46 39	— — —	280 56 48	ns	
$t_{W(L)}$	Minimum Pulse Width (WE)	2.0 4.5 6.0		— 30 8 7	75 15 13	— — —	95 19 16	— — —	110 22 19	ns	
$t_s$	Minimum Set-up Time (Dn-WE)	2.0 4.5 6.0		— — —	25 5 5	— — —	30 6 6	— — —	40 8 7	ns	
$t_s$	Minimum Set-up Time (WA-WB-WE)	2.0 4.5 6.0		— — —	0 0 0	— — —	0 0 0	— — —	0 0 0	ns	
$t_h$	Minimum Hold Time (Dn-WE)	2.0 4.5 6.0		— 15 2 3	50 10 9	— — —	65 13 11	— — —	75 15 13	ns	
$t_h$	Minimum Hold Time (WA, WB-WE)	2.0 4.5 6.0		— — —	0 0 0	— — —	0 0 0	— — —	0 0 0	ns	
$t_{latch}$ (1)	Minimum Latch Time (WE-RA, RB)	2.0 4.5 6.0		— 20 5 4	75 15 13	— — —	95 19 16	— — —	110 22 19	ns	
$t_{PZL}$ $t_{PZH}$	3-State Output Enable Time	2.0 4.5 6.0	$R_L = 1\text{K}\Omega$	— 52 13 11	110 22 19	— — —	140 28 24	— — —	165 33 28		
$t_{PLZ}$ $t_{PHL}$	3-State Output Disable Time	2.0 4.5 6.0	$R_L = 1\text{K}\Omega$	— 68 17 14	120 24 20	— — —	150 30 26	— — —	180 36 31		
$C_{IN}$	Input Capacitance			— 5 10	— — —	— — —	10 — —	— — —	10 — —	pF	
$C_{OUT}$	Output Capacitance			— 10	— —	— —	— —	— —	— —	pF	
$C_{PD}$ (2)	Power Dissipation Capacitance			— 44	— —	— —	— —	— —	— —	pF	


Note:

(1):  $t_{latch}$  is the time allowed for the internal output of the latch to assume the state of new data. This is important only when attempting to read from a location immediately after that location has received new data.(2):  $C_{PD}$  is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load. Average operating current is:  $I_{CC(oper)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$


SWITCHING CHARACTERISTICS TEST WAVEFORM



## SWITCHING CHARACTERISTICS TEST WAVEFORM (Continued)



\*: SUCH A LOGIC LEVEL, SHALL BE APPLIED TO EACH INPUT THAT THE OUTPUT VOLTAGE STAYS IN THE APPOSITE SIDE TO THE SWITCH CONNECTION LEVEL. WHEN THE OUTPUT IS ENABLED.

TEST CIRCUIT  $I_{CC}$  (Opr.)

INPUT WAVEFORM IS THE SAME AS THAT IN CASE OF SWITCHING CHARACTERISTICS TEST