


DUAL J-K FLIP FLOP WITH PRESET AND CLEAR

- HIGH SPEED
 $f_{MAX} = 60 \text{ MHz (TYP.) at } V_{CC} = 5V$
- LOW POWER DISSIPATION
 $I_{CC} = 2 \mu A \text{ (MAX.) at } 25^\circ C$
- OUTPUT DRIVE CAPABILITY
 10 LSTTL LOADS
- BALANCED PROPAGATION DELAYS
 $t_{PLH} = t_{PHL}$
- HIGH NOISE IMMUNITY
 $V_{NIH} = V_{NIL} = 28\% V_{CC} \text{ (MIN.)}$
- WIDE OPERATING VOLTAGE RANGE
 $V_{CC} \text{ (OPR)} = 2V \text{ to } 6V$
- PIN AND FUNCTION COMPATIBLE
 WITH 54/74LS76



DESCRIPTION


The M54/74HC76 is a high speed CMOS DUAL J-K FLIP FLOP fabricated in silicon gate C²MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. Depending on with the logic level at the J and K inputs this device changes state on the negative going transition of the clock pulse. CLEAR and PRESET are independent of the clock and are accomplished by a logic low on the corresponding input. All inputs are equipped with protection circuits against static discharge and transient excess voltage.

TRUTH TABLE

INPUTS					OUTPUTS		FUNCTION
CLR	PR	J	K	CK	Q	\bar{Q}	
L	H	X	X	X	L	H	CLEAR
H	L	X	X	X	H	L	PRESET
L	L	X	X	X	H	H	
H	H	L	L	\downarrow	Q_n	\bar{Q}_n	NO CHANGE
H	H	L	H	\downarrow	L	H	
H	H	H	L	\downarrow	H	L	
H	H	H	H	\downarrow	\bar{Q}_n	Q_n	TOGGLE
H	H	X	X	\uparrow	Q_n	\bar{Q}_n	NO CHANGE


X: DON'T CARE

PIN CONNECTIONS (top view)



FOR CHIP CARRIER
 INFORMATION CONTACT SGS-THOMSON

LOGIC DIAGRAM (1/2 Package)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	- 0.5 to 7	V
V_I	DC Input Voltage	- 0.5 to $V_{CC} + 0.5$	V
V_O	DC Output Voltage	- 0.5 to $V_{CC} + 0.5$	V
I_{IK}	DC Input Diode Current	± 20	mA
I_{OK}	DC Output Diode Current	± 20	mA
I_O	DC Output Source Sink Current Per Output Pin	± 25	mA
I_{CC} or I_{GND}	DC V_{CC} or Ground Current	± 50	mA
P_D	Power Dissipation	500 (*)	mW
T_{stg}	Storage Temperature	- 65 to 150	$^{\circ}C$

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(*) 500 mW: \equiv 65 $^{\circ}C$ derate to 300 mW by 10 mW/ $^{\circ}C$: 65 $^{\circ}C$ to 85 $^{\circ}C$

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	2 to 6	V
V_I	Input Voltage	0 to V_{CC}	V
V_O	Output Voltage	0 to V_{CC}	V
T_A	Operating Temperature	74HC Series 54HC Series	$^{\circ}C$
t_r, t_f	Input Rise and Fall Time	V_{CC} $\begin{cases} 2 \text{ V} & 0 \text{ to } 1000 \\ 4.5 \text{ V} & 0 \text{ to } 500 \\ 6 \text{ V} & 0 \text{ to } 400 \end{cases}$	ns

DC SPECIFICATIONS

Symbol	Parameter	V _{CC}	Test Condition	T _A = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit	
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.		
V _{IH}	High Level Input Voltage	2.0		1.5	—	—	1.5	—	1.5	—	V	
		4.5		3.15	—	—	3.15	—	3.15	—		
		6.0		4.2	—	—	4.2	—	4.2	—		
V _{IL}	Low Level Input Voltage	2.0		—	—	0.5	—	0.5	—	0.5	V	
		4.5		—	—	1.35	—	1.35	—	1.35		
		6.0		—	—	1.8	—	1.8	—	1.8		
V _{OH}	High Level Output Voltage	2.0	V _I	I _O - 20 μA	1.9	2.0	—	1.9	—	1.9	—	V
		4.5	V _{IH} or V _{IL}		4.4	4.5	—	4.4	—	4.4	—	
		6.0			5.9	6.0	—	5.9	—	5.9	—	
		4.5			4.18	4.31	—	4.13	—	4.10	—	
V _{OL}	Low Level Output Voltage	2.0	V _{IH} or V _{IL}	20 μA 4.0 mA 5.2 mA	—	0.0	0.1	—	0.1	—	0.1	V
		4.5			—	0.0	0.1	—	0.1	—	0.1	
		6.0			—	0.0	0.1	—	0.1	—	0.1	
		4.5			—	0.17	0.26	—	0.33	—	0.40	
6.0	—	0.18	0.26	—	0.33	—	0.40					
I _I	Input Leakage Current	6.0	V _I = V _{CC} or GND	—	—	±0.1	—	±1.0	—	±1.0	μA	
I _{CC}	Quiescent Supply Current	6.0	V _I = V _{CC} or GND	—	—	2	—	20	—	40	μA	

AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5V, T_A = 25°C, C_L = 15pF, Input t_r = t_f = 6ns)

Symbol	Parameter	54HC and 74HC			Unit
		Min.	Typ.	Max.	
t _{TLH} t _{THL}	Output Transition Time		4	8	ns
t _{PLH} t _{PHL}	Propagation Delay Time CLOCK-Q, \bar{Q}		15	25	ns
t _{PLH} t _{PHL}	Propagation Delay Time CLR _I , PR-Q, \bar{Q}		20	31	ns
f _{MAX}	Maximum Clock Frequency	35	62		MHz


AC ELECTRICAL CHARACTERISTICS (C_L = 50pF, Input t_r = t_f = 6ns)

Symbol	Parameter	V _{CC}	Test Condition	T _A = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t _{TLH} t _{THL}	Output Transition Time	2.0		—	30	75	—	95	—	110	ns
		4.5		—	8	15	—	19	—	22	
		6.0		—	7	13	—	16	—	19	
t _{PLH} t _{PHL}	Propagation Delay Time (CK - Q, \bar{Q})	2.0		—	76	145	—	180	—	220	ns
		4.5		—	18	29	—	36	—	44	
		6.0		—	15	25	—	31	—	38	





AC ELECTRICAL CHARACTERISTICS (Continued)

Symbol	Parameter	V _{CC}	Test Condition	T _A = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t _{PLH} t _{PHL}	Propagation Delay Time (CLR, \overline{PR} -Q, \overline{Q})	2.0		—	92	180	—	225	—	270	ns
		4.5		—	23	36	—	45	—	54	
		6.0		—	20	31	—	38	—	46	
f _{MAX}	Maximum Clock Frequency	2.0		6	14	—	5	—	4	—	MHz
		4.5		30	55	—	24	—	20	—	
		6.0		35	65	—	28	—	24	—	
t _{W(H)} t _{W(L)}	Minimum Pulse Width (CLOCK)	2.0		—	30	75	—	95	—	110	ns
		4.5		—	8	15	—	19	—	22	
		6.0		—	7	13	—	16	—	19	
t _{W(L)}	Minimum Pulse Width (CLR, \overline{PR})	2.0		—	30	75	—	95	—	110	ns
		4.5		—	8	15	—	19	—	22	
		6.0		—	7	13	—	16	—	19	
t _s	Minimum Set-up Time	2.0		—	25	75	—	95	—	110	ns
		4.5		—	6	15	—	19	—	22	
		6.0		—	5	13	—	16	—	19	
t _h	Minimum Hold Time	2.0		—	—	0	—	0	—	0	ns
		4.5		—	—	0	—	0	—	0	
		6.0		—	—	0	—	0	—	0	
t _{REM}	Minimum Removal Time (CLR, PR)	2.0		—	35	100	—	125	—	150	ns
		4.5		—	9	20	—	25	—	30	
		6.0		—	8	17	—	21	—	26	
C _{IN}	Input Capacitance			—	5	10	—	10	—	10	pF
C _{PD} (*)	Power Dissipation Capacitance			—	47	—	—	—	—	—	pF

Note (*) C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load.

TEST CIRCUIT I_{CC} (Opr.)

SWITCHING CHARACTERISTICS TEST WAVEFORM



INPUT AND OUTPUT EQUIVALENT CIRCUIT

