

## 4-BIT D-TYPE LATCH

- HIGH SPEED  
 $t_{PD} = 15 \text{ ns (TYP.)}$  at  $V_{CC} = 5\text{V}$
- LOW POWER DISSIPATION  
 $I_{CC} = 2 \mu\text{A (MAX.)}$  at  $T_A = 25^\circ\text{C}$
- HIGH NOISE IMMUNITY  
 $V_{NIH} = V_{NIL} = 28\% V_{CC}$  (MIN.)
- OUTPUT DRIVE CAPABILITY  
 10 LSSTL LOADS
- SYMMETRICAL OUTPUT IMPEDANCE  
 $|I_{OH}| = I_{OL} = 4 \text{ mA (MIN.)}$
- BALANCED PROPAGATION DELAYS  
 $t_{PLH} = t_{PHL}$
- WIDE OPERATING VOLTAGE RANGE  
 $V_{CC}$  (OPR) = 2V to 6V
- PIN AND FUNCTION COMPATIBLE  
 WITH 54/74LS77

### DESCRIPTION

The M54/74HC77 is a high speed CMOS 4-BIT D-TYPE LATCH fabricated in silicon gate C<sup>2</sup>MOS technology. It has the same high speed performance of LSSTL combined with true CMOS low power consumption.


It contains two groups of 2-bit latches controlled by an enable input (G1·2 or G3·4). These two latch groups can be used in different circuits.

The data applied to the data inputs (1D, 2D, or 3D, 4D) are transferred to the Q outputs (1Q, 2Q, or 3Q, 4Q) respectively when the enable input (G1·2 or G3·4) is taken high. The Q outputs will follow the data inputs as long as the enable input is kept high. When the enable input is taken low, the information data applied to the data inputs is retained at the Q outputs. All inputs are equipped with protection circuits against static discharge and transient excess voltage.


### TRUTH TABLE

INPUTS		OUTPUT	FUNCTION
D	G	Q	
L	H	L	—
H	H	H	—
X	L	Q <sub>n</sub>	LATCH

X: DON'T CARE




### PIN CONNECTIONS (top view)



FOR CHIP CARRIER  
 INFORMATION CONTACT SGS-THOMSON

## LOGIC DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply Voltage	- 0.5 to 7	V
$V_I$	DC Input Voltage	- 0.5 to $V_{CC} + 0.5$	V
$V_O$	DC Output Voltage	- 0.5 to $V_{CC} + 0.5$	V
$I_{IK}$	DC Input Diode Current	$\pm 20$	mA
$I_{OK}$	DC Output Diode Current	$\pm 20$	mA
$I_O$	DC Output Source Sink Current Per Output Pin	$\pm 25$	mA
$I_{CC}$ or $I_{GND}$	DC $V_{CC}$ or Ground Current	$\pm 50$	mA
$P_D$	Power Dissipation	500 (*)	mW
$T_{stg}$	Storage Temperature	- 65 to 150	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(\*) 500 mW:  $\equiv 65^\circ\text{C}$  derate to 300 mW by 10 mW/ $^\circ\text{C}$ :  $65^\circ\text{C}$  to  $85^\circ\text{C}$

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply Voltage	2 to 6	V
$V_I$	Input Voltage	0 to $V_{CC}$	V
$V_O$	Output Voltage	0 to $V_{CC}$	V
$T_A$	Operating Temperature 74HC Series 54HC Series	- 40 to 85 - 55 to 125	°C
$t_r, t_f$	Input Rise and Fall Time	$V_{CC}$ { 2 V 4.5V 6 V } 0 to 1000 0 to 500 0 to 400	ns

## DC SPECIFICATIONS

Symbol	Parameter	V <sub>CC</sub>	Test Condition	T <sub>A</sub> =25°C 54HC and 74HC			-40 to 85°C 74HC		-55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
V <sub>IH</sub>	High Level Input Voltage	2.0 4.5 6.0		1.5 3.15 4.2	— — —	— — —	1.5 3.15 4.2	— — —	1.5 3.15 4.2	— — —	V
V <sub>IL</sub>	Low Level Input Voltage	2.0 4.5 6.0		— — —	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	V
V <sub>OH</sub>	High Level Output Voltage	2.0 4.5 6.0 4.5 6.0	V <sub>I</sub> V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> 1.9 4.4 5.9 —20 μA —4.0 mA —5.2 mA	2.0 4.5 6.0 — — —	— — — — — —	1.9 4.4 5.9 — — —	— — — — — —	1.9 4.4 5.9 — — —	— — — — — —	V
V <sub>OL</sub>	Low Level Output Voltage	2.0 4.5 6.0 4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	20 μA — — 4.0 mA 5.2 mA	0 0 0 0.17 0.18	0.1 0.1 0.1 0.26 0.26	— — — — —	0.1 0.1 0.1 0.33 0.33	— — — — —	0.1 0.1 0.1 0.40 0.40	V
I <sub>I</sub>	Input Leakage Current	6.0	V <sub>I</sub> =V <sub>CC</sub> or GND	—	—	±0.1	—	±1	—	±1	μA
I <sub>CC</sub>	Quiescent Supply Current	6.0	V <sub>I</sub> =V <sub>CC</sub> or GND	—	—	2	—	20	—	40	μA

AC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub>=5V, T<sub>A</sub>=25°C, C<sub>L</sub>=15pF, Input t<sub>r</sub>=t<sub>f</sub>=6ns)

Symbol	Parameter	54HC and 74HC			Unit
		Min.	Typ.	Max.	
t <sub>TLH</sub> t <sub>THL</sub>	Output Transition Time		4	8	ns
t <sub>P LH</sub> t <sub>PHL</sub>	Propagation Delay Time (DATA-Q)		12	20	ns
t <sub>P LH</sub> t <sub>PHL</sub>	Propagation Delay Time (G-Q)		15	25	ns

AC ELECTRICAL CHARACTERISTICS (C<sub>L</sub>=50pF, Input t<sub>r</sub>=t<sub>f</sub>=6ns)



Symbol	Parameter	V <sub>CC</sub>	Test Condition	T <sub>A</sub> =25°C 54HC and 74HC			-40 to 85°C 74HC		-55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t <sub>TLH</sub> t <sub>THL</sub>	Output Transition Time	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	95 19 16	— — —	110 22 19	ns
t <sub>P LH</sub> t <sub>PHL</sub>	Propagation Delay Time (DATA-Q)	2.0 4.5 6.0		— — —	60 15 13	120 24 20	— — —	150 30 26	— — —	180 36 31	ns
t <sub>P LH</sub> t <sub>PHL</sub>	Propagation Delay Time (G-Q)	2.0 4.5 6.0		— — —	75 19 16	145 29 25	— — —	180 36 31	— — —	218 44 38	ns

## AC ELECTRICAL CHARACTERISTICS (Continued)

Symbol	Parameter	V <sub>CC</sub>	Test Condition	T <sub>A</sub> = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t <sub>W(H)</sub>	Minimum Pulse Width (G)	2.0		—	30	75	—	95	—	110	ns
		4.5		—	8	15	—	19	—	22	
		6.0		—	7	13	—	16	—	19	
t <sub>s</sub>	Minimum Set-Up Time	2.0		—	5	50	—	65	—	75	ns
		4.5		—	1	10	—	13	—	15	
		6.0		—	1	9	—	11	—	13	
t <sub>h</sub>	Minimum Hold Time	2.0		—	—	25	—	30	—	40	ns
		4.5		—	—	5	—	6	—	8	
		6.0		—	—	5	—	6	—	7	
C <sub>IN</sub>	Input Capacitance			—	5	10	—	10	—	10	pF
C <sub>PD</sub> (*)	Power Dissipation Capacitance			—	27	—	—	—	—	—	pF

Note (\*) C<sub>PD</sub> is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load.

## SWITCHING CHARACTERISTICS TEST WAVEFORM

TEST CIRCUIT I<sub>CC</sub> (Opr.)

INPUT WAVEFORM IS THE SAME AS THAT IN CASE OF SWITCHING CHARACTERISTICS TEST.