

HCT540 OCTAL BUS BUFFER WITH INVERTED 3-STATE OUTPUTS
HCT541 OCTAL BUS BUFFER WITH NON INVERTED 3-STATE OUTPUTS


- **LOW POWER DISSIPATION**
 $I_{CC} = 4 \mu A$ (MAX.) at $T_A = 25^\circ C$
- **COMPATIBLE WITH TTL OUTPUTS**
 $V_{IH} = 2 V$ (MIN.) $V_{IL} = 0.8 V$ (MAX.)
- **OUTPUT DRIVE CAPABILITY**
 15 LSTTL LOADS
- **SYMMETRICAL OUTPUT IMPEDANCE**
 $|I_{OH}| = I_{OL} = 6 mA$ (MIN.)
- **BALANCED PROPAGATION DELAYS**
 $t_{PLH} = t_{PHL}$
- **PIN AND FUNCTION COMPATIBLE**
 WITH 54/74LST540/541

DESCRIPTION

The M54/74HCT540 and M54/74HCT541 are high speed CMOS OCTAL BUS BUFFER fabricated in silicon gate C²MOS technology. They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

These devices may be used as level converters for interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage levels.

The M54/74HCT540 is a non-inverting type. The M54/74HCT541 is an inverting type. If either G1 or G2 are high, the terminal outputs are in the high-impedance state.


PIN CONNECTION


All inputs are equipped with protection circuits against static discharge and transient excess voltage.

NOTICE FOR APPLICATION

IT IS PROHIBITED TO APPLY A SIGNAL TO BUS TERMINAL WHEN IT IS IN OUTPUT MODE. AND WHEN A BUS TERMINAL IS FLOATING (HIGH IMPEDANCE STATE), IT IS REQUESTED TO FIX THE INPUT LEVEL BY MEANS OF EXTERNAL PULL DOWN OR PULL UP RESISTOR.

CHIP CARRIER




TRUTH TABLE

INPUTS			OUTPUTS	
$\overline{G1}$	$\overline{G2}$	A_n	Y_n^*	$\overline{Y_n}^*$
H	X	X	Z	Z
X	H	X	Z	Z
L	L	H	L	L
L	L	L	L	H

X: DONT'T CARE
 Z: HIGH IMPEDANCE
 *: $Y_n \dots$ HCT541
 $\overline{Y_n} \dots$ HCT540

CIRCUIT DIAGRAM (Per Circuit)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	-0.5 to 7	V
V _I	DC Input Voltage	-0.5 to V _{CC} + 0.5	V
V _O	DC Output Voltage	-0.5 to V _{CC} + 0.5	V
I _{IK}	DC Input Diode Current	± 20	mA
I _{OK}	DC Output Diode Current	± 20	mA
I _O	DC Output Source Sink Current Per Output Pin	± 35	mA
I _{CC} or I _{GND}	DC V _{CC} or Ground Current	± 70	mA
P _D	Power Dissipation	500 (*)	mW
T _{stg}	Storage Temperature	-65 to 150	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(*) 500 mW: ≡ 65°C derate to 300 mW by 10 mW/°C: 65°C to 85°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	4.5 to 5.5	V
V _I	Input Voltage	0 to V _{CC}	V
V _O	Output Voltage	0 to V _{CC}	V
T _A	Operating Temperature 74HC Series 54HC Series	-40 to 85 -55 to 125	°C
t _r , t _f	Input Rise and Fall Time	0 to 500	ns

DC SPECIFICATIONS

Symbol	Parameter	V _{CC}	Test Condition	T _A = 25°C 54HC and 74HC			-40 to 85°C 74HC		-55 to 125°C 54HC		Unit	
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.		
V _{IH}	High Level Input Voltage	4.5 to 5.5		2.0	—	—	2.0	—	2.0	—	V	
V _{IL}	Low Level Input Voltage	4.5 to 5.5		—	—	0.8	—	0.8	—	0.8	V	
V _{OH}	High Level Output Voltage	4.5	V _{IN}	I _{OH}	4.4	4.5	—	4.4	—	4.4	—	V
			V _{IH} or V _{IL}	-20 μA								
V _{OL}	Low Level Output Voltage	4.5	V _{IN}	I _{OL}	—	0	0.1	—	0.1	—	0.1	V
			V _{IH} or V _{IL}	20 μA								

DC SPECIFICATIONS (Continued)

Symbol	Parameter	V _{CC}	Test Condition	T _A = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
I _{OZ}	3-State Output Off-State Current	5.5	V _{IN} = V _{IH} or V _{IL} V _{OUT} = V _{CC} or GND	—	—	±0.5	—	±5.0	—	±10.0	μA
I _{IN}	Input Leakage Current	5.5	V _{IN} = V _{CC} or GND	—	—	±0.1	—	±1	—	±1	μA
I _{CC}	Quiescent Supply Current	5.5	V _I = V _{CC} or GND	—	—	4.0	—	40	—	80	μA
I _{CC}			Per input: V _{IN} = 0.5V or 2.4V Other input: V _{CC} or GND	—	—	2.0	—	2	—	3.0	mA


AC ELECTRICAL CHARACTERISTICS (C_L = 50pF, Input t_r = t_f = 6ns)

Symbol	Parameter	V _{CC}	Test Condition	T _A = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t _{TLH} t _{THL}	Output Transition Time	4.5		—	7	12	—	15	—	18	ns
t _{PLH} t _{PHL}	Propagation Delay Time	4.5	M54/74HCT540	—	16	26	—	33	—	39	ns
t _{PLH} t _{PHL}	Propagation Delay Time	4.5	M54/74HCT541	—	19	30	—	38	—	45	ns
t _{PZL} t _{PZH}	Output Enable Time	4.5	R _L = 1kΩ	—	23	36	—	45	—	54	ns
t _{PLZ} t _{PHZ}	Output Disable Time	4.5	R _L = 1kΩ	—	23	33	—	41	—	50	ns
C _{IN}	Input Capacitance			—	5	10	—	10	—	10	pF
C _{OUT}	Output Capacitance			—	10	—	—	—	—	—	pF
C _{PD} (*)	Power Dissipation Capacitance		M54/74HCT540	—	37	—	—	—	—	—	pF
			M54/74HCT541	—	39	—	—	—	—	—	

Note (*) C_{PD} is defined as the value of IC's internal equivalent capacitance which is calculated from the operating current consumption without load (refer to Test circuit).

Average operating current is: I_{CC(opr.)} = C_{PD} · V_{CC} · f_{IN} + I_{CC}/8 (per Gate)

SWITCHING CHARACTERISTICS TEST CIRCUIT AND WAVEFORM



TEST CIRCUIT I_{CC} (Opr.)

