## PROGRAMMABLE PERIPHERAL INTERFACE

## 24 Programmable I/O Pins <br> - Completely TTL Compatible <br> - Fully Compatible with MCS ${ }^{\text {w- }}$ - 80 Microprocessor Family <br> - Full Military Temperature Range $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

\author{

- Direct Bit Set/Reset Capability Easing Control Application Interface <br> - 40 Pin Dual In-Line Package <br> - Reduces System Package Count <br> $\pm 10 \%$ Power Supply Tolerance
}

The M8255A is a general purpose programmable I/O device designed for use with microprocessors. It has 24 I/O pins which may be individually programmed in two groups of twelve and used in three major modes of operation. In the first mode (Mode 0), each group of twelve I/O pins may be programmed in sets of 4 to be input or output. In Mode 1, the second mode, each group may be programmed to have 8 lines of input or output. Of the remaining four pins three are used for handshaking and interrupt control signals. The third mode of operation (Mode 2) is a Bi-directional Bus mode which uses 8 lines for a bi-directional bus, and five lines, borrowing one from the other group, for handshaking.

Other features of the M8255A include bit set and reset capability and the ability to source 1 mA of current at 1.5 volts. This allows darlington transistors to be directly driven for applications such as printers and high voltage displays.

## PIN CONFIGURATION



PIN NAMES

| $\mathrm{D}_{7}-\mathrm{D}_{0}$ | DATA BUS (BI.DIRECTIONAL) |
| :---: | :---: |
| RESET | RESET INPUT |
| CS | CHIP SELECT |
| RD | READ INPUT |
| $\overline{W R}$ | WRITE INPUT |
| A0, Al | PORT ADDRESS |
| PA7.PA0 | PORT A (BIT) |
| PB7-PB0 | PORT B (BIT) |
| PC7.PC0 | PORT C (BIT) |
| $\mathrm{V}_{\text {cc }}$ | +5 VOLTS |
| GND | 9 VOLTS |

M8255A BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATINGS*

## Ambient Temperature Under Bias <br> $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

Storage Temperature . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Voltage On Any Pin
With Respect to GND . . . . . . . . . . . . . . -0.5 V to +7 V
Power Dissipation
1 Watt
*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
D.C. CHARACTERISTICS $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 10 \%$; $\mathrm{GND}=0 \mathrm{~V}$

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage | -.5 |  | .8 | V |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 |  | $\mathrm{~V}_{\mathrm{CC}}$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  |  | .45 | V | $\mathrm{I}_{\mathrm{OL}}=1.7 \mathrm{~mA}$ |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A}(-100 \mu \mathrm{~A}$ for $\mathrm{D} . \mathrm{B}$. Port) |
| $\mathrm{I}_{\mathrm{OH}}{ }^{[1]}$ | Darlington Drive Current | 1.0 |  | 4.0 | mA | $\mathrm{~V}_{\mathrm{OH}}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{EXT}}=750 \Omega$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current |  |  | 120 | mA |  |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Leakage |  |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ |
| $\left\|\mathrm{I}_{\mathrm{OFL}}\right\|$ | Output Float Leakage |  |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{OUT}}=0.45 \mathrm{~V} / \mathrm{V}_{\mathrm{CC}}$ |

NOTE:

1. Available on 8 pins only.

## A.C. CHARACTERISTICS $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 10 \%$; $\mathrm{GND}=0 \mathrm{~V}$

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {tw }}$ W | Pulse Width of $\overline{W R}$ |  |  | 400 | ns |  |
| tow | Time D.B. Stable Before $\overline{W R}$ | 50 |  |  | ns |  |
| two | Time D.B. Stable After $\overline{W R}$ | 35 |  |  | ns |  |
| ${ }^{\text {taw }}$ | Time Address Stable Before $\bar{W} \bar{R}$ | 20 |  |  | ns |  |
| twa | Time Address Stable After $\overline{W R}$ | 20 |  |  | ns |  |
| ${ }^{\text {t }}$ W ${ }^{\text {d }}$ | Time $\overline{\mathrm{CS}}$ Stable Before $\overline{W R}$ | 20 |  |  | ns |  |
| $t_{\text {tw }}$ | Time $\overline{\mathrm{CS}}$ Stable After $\overline{W R}$ | 35 |  |  | ns |  |
| twb | Delay From $\overline{W R}$ To Output |  |  | 500 | ns | $C_{L}=50 \mathrm{pF}$ |
| $t_{R P}$ | Pulse Width of $\overline{\mathrm{RD}}$ | 405 |  |  | ns |  |
| $t_{\text {IR }}$ | $\overline{\mathrm{RD}}$ Set-Up Time | 0 |  |  | ns |  |
| $t_{\text {HR }}$ | Input Hold Time | 0 |  |  | ns |  |
| $\mathrm{t}_{\text {RD }}$ | Delay From $\overline{\mathrm{RD}}=0$ To System Bus |  |  | 295 | ns | $C_{L}=100 \mathrm{pF}$ |
| $t_{O D}$ | Delay From $\overline{\mathrm{RD}}=1$ To System Bus | 10 |  | 150 | ns | $C_{L}=15 \mathrm{pF} / 100 \mathrm{pF}$ |
| $t_{\text {AR }}$ | Time Address Stable Before $\overline{\mathrm{RD}}$ | 50 |  |  | ns |  |
| ${ }^{t} \mathrm{CR}$ | Time $\overline{C S}$ Stable Before $\overline{\mathrm{RD}}$ | 50 |  |  | ns |  |
| ${ }^{t}{ }_{\text {AK }}$ | Width Of $\overline{\text { ACK }}$ Pulse | 500 |  |  | ns |  |
| ${ }^{\text {t }}$ ST | Width Of STB Pulse | 500 |  |  | ns |  |
| $t_{\text {PS }}$ | Set-Up Time For Peripheral | 60 |  |  | ns |  |
| $t_{\text {PH }}$ | Hold Time For Peripheral | 180 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{RA}}$ | Hold Time for $\mathrm{A}_{1}, \mathrm{~A}_{0}$ After $\overline{\mathrm{RD}}=1$ | 0 |  |  | ns |  |

## A.C. CHARACTERISTICS (Continued)

| $t_{\text {PC }}$ | Hold Time For CS After $\overline{\mathrm{RD}}=1$ | 0 |  | ns |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{t} A D$ | Time From $\overline{\mathrm{ACK}}=0$ To Output (Mode 2) |  | 400 | ns | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| $t_{\text {KD }}$ | Time From $\overline{\mathrm{ACK}}=1$ To Output Floating | 20 | 300 | ns | $C_{L}=15 \mathrm{pF} / 50 \mathrm{pF}$ |
| two | Time From $\overline{W R}=1 \mathrm{To} \overline{\mathrm{OBF}}=0$ |  | 700 | ns |  |
| $t_{\text {AO }}$ | Time From $\overline{A C K}=0$ To $\overline{O B F}=1$ |  | 450 | ns |  |
| ${ }_{t S 1}$ | Time From $\overline{S T B}=0$ To IBF $=1$ |  | 450 | ns | $\mathrm{C}_{L}$ |
| $t_{\text {RI }}$ | Time From $\overline{\mathrm{RD}}=1$ To $I B F=0$ |  | 360 | ns |  |

CAPACITANCE $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{GND}=0 \mathrm{~V}$

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{1 N}$ | Input Capacitance |  |  | 10 | pF | $\mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | I/O Capacitance |  |  | 20 | pF | Unmeasured pins returned <br> to GND |

TEST LOAD CIRCUIT:


Mode 2 (Bi-directional)

