

M95256 M95128

PRELIMINARY DATA

256K/128K SERIAL SPI EEPROM with POSITIVE CLOCK STROBE

100,000 ERASE/WRITE CYCLES

- 40 YEARS DATA RETENTION
- SINGLE SUPPLY VOLTAGE
 - 4.5V to 5.5V for M95xxx
 - 2.5V to 5.5V for M95xxx-W
 - 1.8V to 3.6V for M95xxx-R
- SPI BUS COMPATIBLE SERIAL INTERFACE
- 5 MHz CLOCK RATE MAX
- STATUS REGISTER
- HARDWARE PROTECTION of the STATUS REGISTER
- 64 BYTE PAGE MODE
- SIZEABLE READ ONLY EEPROM AREA
- SELF-TIMED PROGRAMMING CYCLE
- E.S.D.PROTECTION GREATER than 4000V
- SUPPORTS POSITIVE CLOCK SPI MODES

DESCRIPTION

The M95xxx is a family of Electrically Erasable Programmable Memories (EEPROM) fabricated with SGS-THOMSON's High Endurance Double Polysilicon CMOS technology. Each Memory is accessed by a simple SPI bus compatible serial interface. The bus signals are a serial clock input (C), a serial data input (D) and a serial data output (Q).

The device connected to the bus is selected when the chip select input (\overline{S}) goes low. Communications with the chip can be interrupted with a hold input (HOLD).

С	Serial Clock		
D	Serial Data Input		
Q	Serial Data Output		
s	Chip Select		
W	Write Protect		
HOLD	Hold		
V _{CC}	Supply Voltage		
Vss	Ground		

Table 1. Signal Names



Figure 1. Logic Diagram



March 1998

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

Figure 2A. DIP Pin Connections



Figure 2C. TSSOP Pin Connections



Table 2. Absolute Maximum Ratings ⁽¹⁾

Figure 2B. SO Pin Connections



DESCRIPTION (cont'd)

Data is clocked in during the low to high transition of clock C, data is clocked out during the high to low transition of clock C.

SIGNALS DESCRIPTION

Serial Output (Q). The output pin is used to transfer data serially out of the Memory. Data is shifted out on the falling edge of the serial clock.

Serial Input (D). The input pin is used to transfer data serially into the device. It receives instructions, addresses, and the data to be written. Input is latched on the rising edge of the serial clock.

<u>لرکم</u>

Symbol	Parameter	Value	Unit
T _A	Ambient Operating Temperature:	-40 to 125	°C
T _{STG}	Storage Temperature	–65 to 150	°C
T _{LEAD}	Lead Temperature, Soldering (SO8 package) 40 sec (PSDIP8 package) 10 sec	215 260	°C
Vo	Output Voltage	–0.3 to V _{CC} +0.6	V
VI	Input Voltage with respect to Ground	-0.3 to 6.5	V
V _{CC}	Supply Voltage	-0.3 to 6.5	V
V _{ESD}	Electrostatic Discharge Voltage (Human Body model) (2)	4000	V
v ESD	Electrostatic Discharge Voltage (Machine model) (3)	400	V

Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents.
 MIL-STD-883C, 3015.7 (100pF, 1500Ω)
 EIAJ IC-121 (Condition C) (200pF, 0Ω)





Serial Clock (C). The serial clock provides the timing of the serial interface. Instructions, addresses, or data present at the input pin are latched on the rising edge of the clock input, while data on the Q pin changes after the falling edge of the clock input.

Chip Select (\overline{S}). When \overline{S} is high, the Memory is deselected and the Q output pin is at high impedance and, unless an internal write operation is underway the Memory will be in the standby power mode. \overline{S} low enables the Memory, placing it in the active power mode. It should be noted that after power-on, a high to low transition on \overline{S} is required prior to the start of any operation.

Write Protect (\overline{W}). This pin is for hardware write protection of the status register (SR); except WIP and WEL bits. When bit 7 (SRWD) of the status register is 0 (the initial delivery state); it is possible to write the SR once the WEL (Write Enable Latch) has been set and whatever is the status of pin \overline{W} (high or low).

Note: SRWD stands for; Status Register Write Disable.

Once bit 7 (SRWD) of the status register has been set to 1; the possibility to rewrite the SR depends on the logical level present at pin \overline{W} :

 If W pin is high; it will be possible to rewrite the status register after having set the WEL (Write Enable Latch).



Figure 4. Microcontroller and SPI Interface Set-up

SIGNAL DESCRIPTION (cont'd)

If W pin is low; any attempt to modify the status register will be ignored by the device even if the WEL was set. As a consequence: all the data bytes in the EEPROM area protected by the BPn bits of the status register are also hardware protected against data corruption and can be seen as a Read Only EEPROM area from the microcontroller. This mode is called the Hardware Protected Mode (HPM).

It is possible to enter the Hardware Protected Mode (HPM) by setting SRWD bit after pulling down the \overline{W} pin or by pulling down the \overline{W} pin after setting SRWD bit.

The only way to abort the Hardware Protected Mode once entered is to pull high the \overline{W} pin.

If \overline{W} pin is permanently tied to high level; the Hardware Protected Mode will never be activated and the Memory will only allow the user to software

protect a part of the memory with the BPn bits of the status register. All protection features of the device are summarized in Table 3.

Hold (HOLD). The HOLD pin pin is used to pause serial communications with an SPI Memory without resetting the serial sequence. To take the Hold condition into account, the product must be selected ($\overline{S} = 0$). The Hold condition is entered by a 0 state on the HOLD pin when a 0 state is present on the CLOCK pin (see Figure 5). During the Hold condition, the Q output pin is put at high impedance and the input pins (D, C) are ignored by the memory.

It is possible to deselect the device when it is under the Hold condition. The protocol is then reset. The memory remains on Hold as long as the HOLD pin is low. To restart communication with the device, it is necessary to both remove the Hold (HOLD=1) and to SELECT the memory.

ΔΥ/

Table 3. Protection Feature

w	SRWD	D Status Register (SR) Data Bytes (Protected Area)		Mode	Data Bytes (Unprotected Area)
х	0	Writable after setting WEL	Software Write protected by the BPn bits of the Status Register	SPM	Writable after setting WEL
1	1	Writable after setting WEL	Software Write protected by the BPn bits of the Status Register	SPM	Writable after setting WEL
0	1	Hardware Write protected	Hardware Write protected	НРМ	Writable after setting WEL

Notes: 1. SPM stands for Software Protected Mode.

2. BPn are BP0 to BP1 bits of the Status Register.

3. SPM and HPM are also described in the Write Status Register (WRSR) section.





OPERATIONS

All instructions, addresses and data are shifted in and out of the chip MSB first. Data input (D) is sampled on the first rising edge of clock (C) after the chip select (\overline{S}) goes low. Prior to any operation, a one-byte instruction code must be entered in the chip. This code is entered via the data input (D), and latched on the rising edge of the clock input (C). To enter an instruction code, the product must have been previously selected ($\overline{S} = low$). Table 4 shows the instruction set and format for device operation. If an invalid instruction is sent (one not contained in Table 4), the chip is automatically deselected.

Write Enable (WREN) and Write Disable (WRDI)

The Memory contains a write enable latch. This latch must be set prior to every WRITE, WRSR operation. The WREN instruction will set the latch and the WRDI instruction will reset the latch. The latch is reset under the following conditions:

- Power on,
- WRDI instruction completion,
- WRSR instruction completion,
- WRITE instruction completion.

As soon as the WREN or WRDI instruction is received, the circuit executes the instruction and enters a wait mode until it is deselected.

Read Status Register (RDSR)

The RDSR instruction provides access to the status register. The status register may be read at any time, even during a write to the memory operation. When a write is in progress, it is recommended to check the WIP bit before sending a new WRITE command. For this, it is possible to continuously read the Status Register value as shown in Figure 11. The status register format is as follows:

b7							b0
SRWD	х	х	Х	BP1	BP0	WEL	WIP

BP0, BP1: Read and write bits

WEL, WIP: Read only bits. SRWD: Read and Write bit.

During a write operation to the device (memory area or Status Register), all bits of the Status Register are valid and can be read with the RDSR instruction. However, it should be noted that the values of the Non Volatile bits (SRWD, BP0, BP1) read at that time correspond to the previous content of the Status Register. The updated value of these bits will be accessible through a new RDSR instruction performed after completion of the Write Cycle. As the 2 Read Only bits (WEL, WIP) are dynamically updated during internal write cycles, it is possible to continuously get their updated values as shown in Figure 11.

The Write-In-Process (WIP) read-only bit indicates whether the Memory is busy with a write operation. When set to a '1' a write is in progress, when set to a '0' no write is in progress.

The Write Enable Latch (WEL) read-only bit indicates the status of the write enable latch. When set to a '1' the latch is set, when set to a '0' the latch is reset. The Block Protect (BP0 and BP1) bits indicate the extent of the protection employed. These 2 bits are non volatile and are set by the user issuing a WRSR instruction.

Instruction	Description	Instruction Format
WREN	Set Write Enable Latch	0000 0110
WRDI	Reset Write Enable Latch	0000 0100
RDSR	Read Status Register	0000 0101
WRSR	Write Status Register	0000 0001
READ	Read Data from Memory Array	0000 0011
WRITE	Write Data to Memory Array	0000 0010

Table 4. Instruction Set

Table 5. Address Range Bits

Device	M95128	M95256	
Address Bit	A0-A13	A0-A14	

Note: Address bits up to A15 not specified are don't care.

M95256, M95128

Figure 6. Block Diagram



57

Note: An is the top address of the memory.



Figure 7. Read EEPROM Array Operation Sequence

Note: Depending on the memory size, most significant address bits are don't care.

Table 6.	write Protecte	ed Block Size

Status Register Bits		Protected Block	Array Addresses Protected		
BP1	BP0		M95128	M95256	
0	0	none	none	none	
0	1	Upper quarter	3000h - 3FFFh	6000h - 7FFFh	
1	0	Upper half	2000h - 3FFFh	4000h - 7FFFh	
1	1	Whole Memory	0000h - 3FFFh	0000h - 7FFFh	

Write Status Register (WRSR)

When the WRSR instruction and the 8 bits of the Status Register are latched-in, the internal write cycle is then triggered by the rising edge of \overline{S} . This rising edge of \overline{S} must appear just before the rising edge of the 17 th clock pulse (see Serial input timing Figure 15), otherwise the internal write sequence is not performed.

The WRSR instruction allows the user:

1. to select the size of the memory to be protected,

2. to choose the protection level between the SPM (Software Protected Mode) and the HPM (Hardware Protected Mode).

Size Selection. The way to select the size of the EEPROM area to be protected is common to both SPM and HPM. BP1 and BP0 bits (initial delivery states = 00; that is size = 0) of the Status Register have to be written once the data to be protected are stored in the EEPROM. The Table 6 summarizes the size selection functions of the memory.





Figure 9. Byte Write Operation Sequence



57

Note: Depending on the memory size, most significant address bits are don't care.

Figure 10. Page Write Operation Sequence



Note: Depending on the memory size, most significant address bits are don't care.





9/23



Figure 12. WRSR: Write Status Register Sequence

Selection of the Protection Level

- Once BP0 and BP1 bits are written; the Software Protected Mode (SPM) is entered. This means that any attempt to write a byte or a page in the protected area will be ignored even if the Write Enable Latch was set before the write instruction. In this Software Protected Mode; BP0 and BP1 bits can be rewritten with the WSR instruction after having set the WEL.
- If a higher level of protection is needed; the Hardware Protected Mode (HPM) can be selected. It is possible to enter the HPM by setting SRWD bit after pulling down the W pin or by pulling down the W pin after setting SRWD. In both cases, the SRWD is set by using the WSR instruction after having set the WEL bit. It should also be noted that the SRWD can be set after writing BP0 and BP1 or at the same time.
- Once the HPM is entered, the content of the Status Register and all data bytes in the protected area are Hardware Protected against write attempts. The only way to write again the status register is to abort the HPM by pulling high the W pin. Aborting the HPM will put the device in the SPM with BP0 and BP1 bits unchanged.

Note: See also the Write Protect pin (\overline{W}) description on page 3).

Typical Applications

- The W pin can be dynamically driven by an output port of a microcontroller but can also be connected directly or through a pull-down resistor to V_{SS}.
- With such a PCB (Printed Circuit Board):

a) the memory in the initial delivery state can be soldered directly. After power on, the microcontroller can write data to be protected in the memory. Then write BP0, BP1 and set the SRWD to enter the HPM.

b) data to be protected, BP0, BP1 can be written and SRWD can be set before soldering the memory. As a consequence, once soldered, the memory is immediately placed in the HPM.

In these two cases, the only way to abort the HPM will be to remove the memory from the PCB or to apply V_{CC} on the \overline{W} pin through an external equipment when a pull-down resistor is inserted between the pin and V_{SS} .

Read Operation

The chip is first selected by putting \overline{S} low. The serial one byte read instruction is followed by a two bytes address (A15-A0), each bit being latched-in during the rising edge of the clock (C).

Á7/

Figure 13. EEPROM and SPI Bus



Then the data stored in the memory at the selected address is shifted out on the Q output pin; each bit being shifted out during the falling edge of the clock (C). The data stored in the memory at the next address can be read in sequence by continuing to provide clock pulses. The address is automatically incremented to the next higher address after each byte of data is shifted out. When the highest address is reached, the address counter rolls over to "Oh" allowing the read cycle to be continued indefinitely. The read operation is terminated by deselecting the chip. The chip can be deselected at any time during data output. Any read attempt during a write cycle will be rejected and will deselect the chip.

Byte Write Operation

Prior to any write attempt, the write enable latch must be set by issuing the WREN instruction. First the device is selected ($\overline{S} = low$) and a serial WREN instruction byte is issued. Then the product is deselected by taking \overline{S} high. After the WREN instruction byte is sent, the Memory will set the write enable latch and then remain in standby until it is deselected. Then the write state is entered by selecting the chip, issuing three bytes of instruction and address, and one byte of data. Chip Select (\overline{S}) must remain low for the entire duration of the operation. The product must be deselected just after the eighth bit of data has been latched in. If not, the write process is cancelled. As soon as the product is deselected, the self-timed write cycle is initiated. While the write is in progress, the status register may be read to check BP1, BP0, WEL and WIP. WIP is high during the self-timed write cycle. When the cycle is completed, the write enable latch is reset.

Page Write Operation

A maximum of 64 bytes of data may be written during one non-volatile write cycle. All 64 bytes must reside on the same page. The page write mode is the same as the byte write mode except that instead of deselecting the device after the first byte of data, up to 63 additional bytes can be shifted in prior to deselecting the chip. Any address of the memory can be chosen as the first address to be written. If the address counter reaches the end of the page (xxxx xx11 1111) and the clock continues, the counter will roll over to the first address of the page (xxxx xx00 0000) and overwrite any previously written data. The programming cycle will only start if the \overline{S} transition occurs just after the eighth bit of data of a word is received.

POWER ON STATE

After a Power up the Memory is in the following state:

- The device is in the low power standby state.
- The chip is deselected.
- The chip is not in hold condition.
- The write enable latch is reset.
- b7 to b2 bits of the status register are unchanged (non-volatile bits).

DATA PROTECTION AND PROTOCOL SAFETY

- Non valid S and HOLD transitions are not taken into account.
- S must come high at the proper clock count in order to start a non-volatile write cycle (in the memory array or in the status register), that is the Chip Select S must rise during the clock pulse following the introduction of a multiple of 8 bits.

- Access to the memory array during non-volatile programming cycle is ignored; however, the programming cycle continues.
- After any of the operations WREN, WRDI, RDSR is completed, the chip enters a wait state and waits for a deselect.
- The write enable latch is reset upon power-up.

INITIAL DELIVERY STATE

The device is delivered with the memory array in a fully erased state (all data set at all "1's" or FFh). The Status Register Bits are initialized to 00.

Status Register:

b7							b0
0	0	0	0	0	0	0	0

Table 7. Input Parameters ⁽¹⁾ ($T_A = 25 \text{ °C}, f = 5 \text{ MHz}$)

Symbol	Parameter	Min	Max	Unit
C _{OUT}	C _{OUT} Output Capacitance (Q)		8	pF
C _{IN} Input Capacitance (other pins)			6	pF

Note: 1. Sampled only, not 100% tested.

Table 8. AC Measurement Conditions

Input Rise and Fall Times	≤ 50ns
Input Pulse Voltages	$0.2V_{CC}$ to $0.8V_{CC}$
Input and Output Timing Reference Voltages	$0.3V_{CC}$ to $0.7V_{CC}$
Output Load	C _L = 100pF

Note that Output Hi-Z is defined as the point where data is no longer driven.

Figure 14. AC Testing Input Output



ΔΥ/

Table 9. DC Characteristics $(T_A = 0 \text{ to } 70^{\circ}\text{C}, -40 \text{ to } 85^{\circ}\text{C} \text{ or } -40 \text{ to } 125^{\circ}\text{C}; V_{CC} = 4.5 \text{V to } 5.5 \text{V})$ $(T_A = 0 \text{ to } 70^{\circ}\text{C} \text{ or } -40 \text{ to } 85^{\circ}\text{C}; V_{CC} = 2.5 \text{V to } 5.5 \text{V})$ $(T_A = 0 \text{ to } 70^{\circ}\text{C} \text{ or } -20 \text{ to } 85^{\circ}\text{C}; V_{CC} = 1.8 \text{V to } 3.6 \text{V})$

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current			±2	μΑ
I _{LO}	Output Leakage Current			±2	μΑ
	Supply Current	$\label{eq:C} \begin{array}{l} C = 0.1 \ V_{CC} / 0.9 \ V_{CC}, \mbox{ at 5 MHz}, \\ V_{CC} = 5 \ V, \ Q = \ Open \end{array}$		5	mA
lcc		$\label{eq:C} \begin{array}{l} C = 0.1 \ V_{CC} / 0.9 \ V_{CC}, \ \text{at 2 MHz}, \\ V_{CC} = 5V, \ Q = Open, \ \text{Note 2} \end{array}$		5	mA
	Supply Current (W series)	$\label{eq:C} \begin{array}{l} C = 0.1 \; V_{CC} / 0.9 \; V_{CC}, \; at \; 2 \; MHz, \\ V_{CC} = 2.5 V, \; Q = Open \end{array}$		2	mA
	Supply Current (R series)	C = 0.1 V _{CC} /0.9 V _{CC} , at 1 MHz, V _{CC} = 1.8V, Q = Open		2	mA
		$\overline{S} = V_{CC}, V_{IN} = V_{SS} \text{ or } V_{CC}, V_{CC} = 5V$		20	μΑ
Icc1	Standby Current	$\overline{S} = V_{CC}, V_{IN} = V_{SS} \text{ or } V_{CC}, \\ V_{CC} = 5V, \text{ Note } 2$		20	μA
	Standby Current (W series)	$\overline{S} = V_{CC}, V_{IN} = V_{SS} \text{ or } V_{CC}, V_{CC} = 2.5 V$		2	μΑ
	Standby Current (R series)	$\overline{S} = V_{CC}, V_{IN} = V_{SS} \text{ or } V_{CC}, V_{CC} = 1.8V$		2	μΑ
VIL	Input Low Voltage		- 0.3	0.3 V _{CC}	V
V _{IH}	Input High Voltage		0.7 V _{CC}	V _{CC} + 1	V
	Output Low Voltage	$I_{OL} = 2mA, V_{CC} = 5V$		0.4	V
V _{OL} ⁽¹⁾		$I_{OL} = 2mA$, $V_{CC} = 5V$, Note 2		0.4	V
	Output Low Voltage (W series)	I_{OL} = 1.5mA, V_{CC} = 2.5V		0.4	V
	Output Low Voltage (R series)	$I_{OL} = 0.15 mA, V_{CC} = 1.8 V$		0.3	V
	Output High Voltage	$I_{OH} = -2mA$, $V_{CC} = 5V$	0.8 V _{CC}		V
V _{OH} ⁽¹⁾		$I_{OH} = -2mA$, $V_{CC} = 5V$, Note 2	0.8 V _{CC}		V
	Output High Voltage (W series)	$I_{OH} = -0.4$ mA, $V_{CC} = 2.5$ V	0.8 V _{CC}		V
	Output High Voltage (R series)	$I_{OH} = -0.1 \text{mA}, V_{CC} = 1.8 \text{V}$	0.8 V _{CC}		V

Notes: 1. The device meets output requirements for both TTL and CMOS standards. 2. Test performed at -40 to 125°C temperature range, grade 3.

Table 10A.	AC Characteristic	s
------------	-------------------	---

			M95256 / M95128					
Symbol Alt	Parameter	$\mathbf{T}_{\mathbf{A}} = 0$	5V to 5.5V, to 70°C, 0 to 85°C	$V_{\rm CC}$ = 4.5V to 5.5V, $T_{\rm A}$ = -40 to 125°C		Unit		
			Min	Max	Min	Max		
f _C	f _C	Clock Frequency	D.C.	5	D.C.	2	MHz	
tslch	tcss	S Active Setup Time	90		200		ns	
t _{CHSL}		S Not Active Hold Time	90		200		ns	
t_{CH} ⁽¹⁾	t _{CLH}	Clock High Time	90		200		ns	
t _{CL} ⁽¹⁾	t _{CLL}	Clock Low Time	90		200		ns	
t _{CLCH (2)}	t _{RC}	Clock Rise Time		1		1	μs	
t _{CHCL (2)}	t _{FC}	Clock Fall Time		1		1	μs	
t _{DVCH}	t _{DSU}	Data In Setup Time	20		40		ns	
t _{CHDX}	t _{DH}	Data In Hold Time	30		50		ns	
t _{DLDH (2)}	t _{RI}	Data In Rise Time		1		1	μs	
t _{DHDL} (2)	t _{FI}	Data In Fall Time		1		1	μs	
tннсн		HOLD Setup Time	70		140		ns	
t _{HLCH}		Clock Low Hold Time	40		90		ns	
t _{CHHL}		HOLD Hold Time after clock is high	60		120		ns	
tсннн		HOLD Hold Time after clock is high	60		120		ns	
t _{CHSH}	t _{CSH}	S Active Hold Time	90		200		ns	
t _{SHCH}		S Not Active Setup Time	90		200		ns	
t _{SHSL}	t _{CS}	S Deselect Time	100		200		ns	
t _{SHQZ} (2)	t _{DIS}	Output Disable Time		100		250	ns	
t _{CLQV}	t _V	Clock Low to Output Valid		60		150	ns	
t _{CLQX}	t _{HO}	Output Hold Time	0		0		ns	
t _{QLQH} ⁽²⁾	t _{RO}	Output Rise Time		50		100	ns	
t_{QHQL} ⁽²⁾	t _{FO}	Output Fall Time		50		100	ns	
t _{HHQX} ⁽²⁾	t _{LZ}	HOLD High to Output Low-Z		50		100	ns	
t _{HLQZ} ⁽²⁾	t _{HZ}	HOLD Low to Output High-Z		100		250	ns	
t _W	t _{WP}	Write Cycle Time		10		10	ms	

 Notes: 1. t_{CH} + t_{CL} ≥ 1/fc.

 2. Value guaranteed by characterization, not 100% tested in production.

			M95256 / M95128					
Symbol Alt	Parameter	$\mathbf{T}_{A} = 0$	5V to 5.5V, to 70°C, 0 to 85°C	V _{CC} = 1.8 T _A = 0 T _A = -20	Unit			
			Min	Max	Min	Max		
fc	fc	Clock Frequency	D.C.	2	D.C.	1	MHz	
t _{SLCH}	t _{CSS}	S Active Setup Time	200		400		ns	
t _{CHSL}		\overline{S} Not Active Hold Time	200		400		ns	
t_{CH} ⁽¹⁾	t _{CLH}	Clock High Time	200		400		ns	
t _{CL} ⁽¹⁾	t _{CLL}	Clock Low Time	200		400		ns	
$t_{CLCH}^{(2)}$	t _{RC}	Clock Rise Time		1		1	μs	
t _{CHCL} ⁽²⁾	t _{FC}	Clock Fall Time		1		1	μs	
t _{DVCH}	t _{DSU}	Data In Setup Time 40		60		ns		
t _{CHDX}	t _{DH}	Data In Hold Time	50		100		ns	
t _{DLDH} ⁽²⁾	t _{RI}	Data In Rise Time		1		1	μs	
t _{DHDL} ⁽²⁾	t _{FI}	Data In Fall Time		1		1	μs	
t _{HHCH}		HOLD Setup Time	140		350		ns	
t _{HLCH}		Clock Low Hold Time	90		200		ns	
t _{CHHL}		HOLD Hold Time after Clock is High	120		250		ns	
t _{CHHH}		HOLD Hold Time after Clock is High	120		250		ns	
t _{CHSH}	t _{CSH}	S Active Hold Time	200		400		ns	
t _{SHCH}		S Not Active Setup Time	200		400		ns	
t _{SHSL}	t _{CS}	S Deselect Time	200		300		ns	
t _{SHQZ} (2)	t _{DIS}	Output Disable Time		250		500	ns	
t _{CLQV}	t _V	Clock Low to Output Valid		150		380	ns	
t _{CLQX}	t _{HO}	Output Hold Time	0		0		ns	
t _{QLQH} ⁽²⁾	t _{RO}	Output Rise Time		100		200	ns	
t _{QHQL} ⁽²⁾	t _{FO}	Output Fall Time		100		200	ns	
t _{HHQX} ⁽²⁾	t _{LZ}	HOLD High to Output Low-Z		100		250	ns	
t _{HLQZ} ⁽²⁾	t _{HZ}	HOLD Low to Output High-Z		250		500	ns	
tw	twp	Write Cycle Time		10		10	ms	

Table 10B. AC Characteristics

Notes: 1. $t_{CH} + t_{CL} \ge 1/f_C$. 2. Value guaranteed by characterization, not 100% tested in production.

M95256, M95128

Figure 15. Serial Input Timing



Figure 16. Hold Timing









ORDERING INFORMATION SCHEME



Notes: 1. Temperature range on request only. 2. Produced with High Reliability Certified Flow (HRCF), in V_{CC} range 4.5V to 5.5V only

3. -R version (1.8V to 3.6V) are only available in temperature ranges 5 or 1.

SO8, 150mil Width, package is available for M95128 series only
 TSSOP14, 169mil Width, pakage is available for M95128 series only.

Devices are shipped from the factory with the memory content set at all "1's" (FFh).

For a list of available options (Operating Voltage, Package, etc...) or for further information on any aspect of this device, please contact the SGS-THOMSON Sales Office nearest to you.

Symb	mm			inches			
Synno	Тур	Min	Max	Тур	Min	Max	
А		3.90	5.90		0.154	0.232	
A1		0.49	-		0.019	-	
A2		3.30	5.30		0.130	0.209	
В		0.36	0.56		0.014	0.022	
B1		1.15	1.65		0.045	0.065	
С		0.20	0.36		0.008	0.014	
D		9.20	9.90		0.362	0.390	
E	7.62	_	-	0.300	_	-	
E1		6.00	6.70		0.236	0.264	
e1	2.54	-	-	0.100	-	-	
eA		7.80	-		0.307	-	
eB			10.00			0.394	
L		3.00	3.80		0.118	0.150	
Ν		8			8		
СР			0.10			0.004	

PSDIP8 - 8 pin Plastic Skinny DIP, 0.25mm lead frame



Drawing is not to scale.

Symb	mm			inches			
oy mo	Тур	Min	Max	Тур	Min	Мах	
А		1.35	1.75		0.053	0.069	
A1		0.10	0.25		0.004	0.010	
В		0.33	0.51		0.013	0.020	
С		0.19	0.25		0.007	0.010	
D		4.80	5.00		0.189	0.197	
E		3.80	4.00		0.150	0.157	
е	1.27	-	-	0.050	_	-	
Н		5.80	6.20		0.228	0.244	
h		0.25	0.50		0.010	0.020	
L		0.40	0.90		0.016	0.035	
α		0°	8 °		0°	8É	
Ν		8			8		
СР			0.10			0.004	





Drawing is not to scale.

Symb		mm		inches			
Cynib	Тур	Min	Max	Тур	Min	Max	
А			2.03			0.080	
A1		0.10	0.25		0.004	0.010	
A2			1.78			0.070	
В		0.35	0.45		0.014	0.018	
С	0.20	_	-	0.008	-	-	
D		5.15	5.35		0.203	0.211	
E		5.20	5.40		0.205	0.213	
е	1.27	-	-	0.050	_	_	
Н		7.70	8.10		0.303	0.319	
L		0.50	0.80		0.020	0.031	
α		0°	10°		0°	10°	
Ν		8			8		
СР			0.10			0.004	

SO8 - 8 lead Plastic Small Outline, 200 mils body width



Symb	mm			inches			
Cynno	Тур	Min	Max	Тур	Min	Мах	
А			1.10			0.043	
A1		0.05	0.15		0.002	0.006	
A2		0.85	0.95		0.033	0.037	
В		0.19	0.30		0.007	0.012	
С		0.09	0.20		0.004	0.008	
D		4.90	5.10		0.193	0.197	
E		4.30	4.50		0.169	0.177	
е	0.65	-	_	0.026	_	-	
Н		6.25	6.50		0.246	0.256	
L		0.50	0.70		0.020	0.028	
α		0°	8°		0°	8°	
Ν		14			14		
CP			0.08			0.003	





Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics or systems without express written approval of SGS-THOMSON Microelectronics.

© 1998 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.