Preferred Device

Triacs

Silicon Bidirectional Thyristors

Designed primarily for full-wave ac control applications, such as light dimmers, motor controls, heating controls and power supplies; or wherever full-wave silicon gate controlled solid-state devices are needed. Triac type thyristors switch from a blocking to a conducting state for either polarity of applied anode voltage with positive or negative gate triggering.

Features

- Blocking Voltage to 800 Volts
- All Diffused and Glass Passivated Junctions for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermowatt Construction for Low Thermal Resistance, High Heat Dissipation and Durability
- Gate Triggering Guaranteed in Four Modes
- Pb-Free Packages are Available*

MAXIMUM RATINGS (T_{.1} = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Peak Repetitive Off–State Voltage (Note 1) (T _J = -40 to +125°C, Sine Wave 50 to 60 Hz, Gate Open) MAC212A8 MAC212A10	V _{DRM,} V _{RRM}	600 800	V
On-State RMS Current (T _C = +85°C) Full Cycle Sine Wave 50 to 60 Hz	I _{T(RMS)}	12	Α
Peak Non-repetitive Surge Current (One Full Cycle Sine Wave, 60 Hz, T _C = +25°C) Preceded and followed by rated current	I _{TSM}	100	А
Circuit Fusing Considerations (t = 8.3 ms)	l ² t	40	A ² s
Peak Gate Power (T _C = +85°C, Pulse Width = 10 μs)	P _{GM}	20	W
Average Gate Power (T _C = +85°C, t = 8.3 ms)	P _{G(AV)}	0.35	W
Peak Gate Current (T _C = +85°C, Pulse Width = 10 μs)	I _{GM}	2.0	Α
Operating Junction Temperature Range	TJ	-40 to +125	°C
Storage Temperature Range	T _{stg}	-40 to +150	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. V_{DRM} and V_{RRM} for all types can be applied on a continuous basis. Blocking voltages shall not be tested with a constant current source such that the voltage ratings of the devices are exceeded.




ON Semiconductor®

http://onsemi.com

TRIACS 12 AMPERES RMS 600 thru 800 VOLTS







MARKING

= 8 or 10

= Assembly Location

= Year

= Work Week

= Pb-Free Package

PIN ASSIGNMENT			
1	Main Terminal 1		
2	Main Terminal 2		
3	Gate		
4	Main Terminal 2		

ORDERING INFORMATION

Device	Package	Shipping
MAC212A8D	TO-220AB	500 Units / Box
MAC212A8DG	TO-220AB (Pb-Free)	500 Units / Box
MAC212A10	TO-220AB	500 Units / Box
MAC212A10G	TO-220AB (Pb-Free)	500 Units / Box

Preferred devices are recommended choices for future use and best overall value.

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

THERMAL CHARACTERISTICS


Characteristic	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case Junction-to-Ambient	$R_{ hetaJC} \ R_{ hetaJA}$	2.0 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes 1/8" from Case for 10 Secs	TL	260	°C

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted; Electricals apply in both directions)


Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					
Peak Repetitive Blocking Current (V_D = Rated V_{DRM} , V_{RRM} ; Gate Open) $T_J = 25^{\circ}C$ $T_J = +125^{\circ}C$	I _{DRM} , I _{RRM}	- -	- -	10 2.0	μA mA
ON CHARACTERISTICS					
Peak On-State Voltage $I_{TM} = \pm 17$ A Peak; Pulse Width = 1 to 2 ms, Duty Cycle $\leq 2\%$	V_{TM}	-	1.3	1.75	V
Gate Trigger Current (Continuous dc) (Main Terminal Voltage = 12 Vdc, R_L = 100 Ω) MT2(+), G(+) MT2(+), G(-) MT2(-), G(-) MT2(-), G(+)	Іст	- - - -	12 12 20 35	50 50 50 75	mA
Gate Trigger Voltage (Continuous dc) (Main Terminal Voltage = 12 Vdc, R_L = 100 Ω) MT2(+), G(+) MT2(+), G(-) MT2(-), G(-) MT2(-), G(+)	V _{GT}	- - - -	0.9 0.9 1.1 1.4	2.0 2.0 2.0 2.5	V
Gate Non–Trigger Voltage (Continuous dc) (Main Terminal Voltage = 12 V, R_L = 100 Ω , T_J = +125°C) All Four Quadrants	V_{GD}	0.2	_	-	V
Holding Current (Main Terminal Voltage = 12 Vdc, Gate Open, Initiating Current = ±200 mA)	lн	-	6.0	50	mA
Turn-On Time (V_D = Rated V_{DRM} , I_{TM} = 17 A, I_{GT} = 120 mA, Rise Time = 0.1 μ s, Pulse Width = 2 μ s)	t _{gt}	-	1.5	_	μS
DYNAMIC CHARACTERISTICS					
Critical Rate of Rise of Commutation Voltage (V_D = Rated V_{DRM} , I_{TM} = 17 A, Commutating di/dt = 6.1 A/ms, Gate Unenergized, T_C = +85°C)	dv/dt _(c)	_	5.0		V/µs
Critical Rate of Rise of Off-State Voltage (V_D = Rated V_{DRM} , Exponential Voltage Rise, Gate Open, T_C = +85°C)	dv/dt	_	100	_	V/µs

Voltage Current Characteristic of Triacs (Bidirectional Device)

Symbol	Parameter
V_{DRM}	Peak Repetitive Forward Off State Voltage
I _{DRM}	Peak Forward Blocking Current
V_{RRM}	Peak Repetitive Reverse Off State Voltage
I _{RRM}	Peak Reverse Blocking Current
V _{TM}	Maximum On State Voltage
I _H	Holding Current



Quadrant Definitions for a Triac



All polarities are referenced to MT1.

With in-phase signals (using standard AC lines) quadrants I and III are used.




Figure 1. Current Derating




Figure 2. Power Dissipation




Figure 3. Maximum On-State Voltage Characteristics




Figure 4. Maximum Non-Repetitive Surge Current





Figure 5. Typical Gate Trigger Voltage






Figure 6. Typical Gate Trigger Current

Figure 7. Typical Holding Current






Figure 8. Thermal Response

PACKAGE DIMENSIONS

TO-220AB CASE 221A-07 ISSUE AA





NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
 Y14 5M 1982
- 2. CONTROLLING DIMENSION: INCH.
- 2. OMMINISTRICTURE SHIP A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.570	0.620	14.48	15.75
В	0.380	0.405	9.66	10.28
C	0.160	0.190	4.07	4.82
D	0.025	0.035	0.64	0.88
F	0.142	0.147	3.61	3.73
G	0.095	0.105	2.42	2.66
Н	0.110	0.155	2.80	3.93
J	0.014	0.022	0.36	0.55
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
Т	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
٧	0.045		1.15	
Z		0.080		2.04

STYLE 4:

PIN 1. MAIN TERMINAL 1 2. MAIN TERMINAL 2

3. GATE

4. MAIN TERMINAL 2

ON Semiconductor and the registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.