

General Description

The MAX1249 10-bit data-acquisition system combines a 4-channel multiplexer, high-bandwidth track/hold, and serial interface with high conversion speed and ultra-low power consumption. It operates from a single +2.7V to +5.25V supply, and its analog inputs are software configurable for unipolar/bipolar and single-ended/differential operation.

The 4-wire serial interface directly connects to SPI™, QSPI™, and Microwire™ devices without external logic. A serial strobe output allows direct connection to TMS320-family digital signal processors. The MAX1249 works with an external reference, and uses either the internal clock or an external serial-interface clock to perform successive-approximation analog-to-digital conversions.

This device provides a hard-wired \$\overline{SHDN}\$ pin and a software-selectable power-down and can be programmed to automatically shut down at the end of a conversion. Accessing the serial interface automatically powers up the MAX1249, and the quick turn-on time allows it to be shut down between all conversions. This technique can cut supply current to under 10µA at reduced sampling rates.

The MAX1249 is available in a 16-pin DIP and a very small QSOP that occupies the same board area as an 8-pin SO.

For an 8-channel version of this device, see the MAX148 data sheet. For a pin- and software-compatible 12-bit upgrade, see the MAX1247 data sheet.


Applications

Portable Data Logging Data Acquisition

Medical Instruments Battery-Powered Instruments

Pen Digitizers System Supervision

Pin Configuration



Features

- 4-Channel Single-Ended or 2-Channel Differential Inputs
- ♦ Single +2.7V to +5.25V Operation
- + Low Power: 0.9mA (133ksps, +3V supply)

10μA (1ksps, +3V supply) 1μA (power-down mode)

- ♦ Internal Track/Hold, 133kHz Sampling Rate
- ◆ SPI/QSPI/Microwire/TMS320-Compatible 4-Wire Serial Interface
- ♦ Software-Configurable Unipolar or Bipolar Inputs
- ♦ 16-Pin QSOP Package (same area as 8-pin SO)


Ordering Information

PART [†]	TEMP. RANGE	PIN-PACKAGE	INL (LSB)
MAX1249ACPE	0°C to +70°C	16 Plastic DIP	±1/2
MAX1249BCPE	0°C to +70°C	16 Plastic DIP	±1
MAX1249ACEE	0°C to +70°C	16 QSOP	±1/2
MAX1249BCEE	0°C to +70°C	16 QSOP	±1

Ordering Information continued at end of data sheet.

 Contact factory for availability of alternate surface-mount packages.

Typical Operating Circuit



SPI and QSPI are registered trademarks of Motorola, Inc. Microwire is a registered trademark of National Semiconductor Corp.

MIXIM

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

V _{DD} to AGND, DGND0.3V to +6V AGND to DGND0.3V to +0.3V CH0-CH7, COM to AGND, DGND0.3V to (V _{DD} + 0.3V)	OSOP (derate 8.3mW/°C above +70°C)
VREF to AGND	MAX1249_C_E
Digital Inputs to DGND0.3V to +6V	MAX1249_E_E40°C to +85°C
Digital Outputs to DGND0.3V to (V _{DD} + 0.3V)	MAX1249_MJE55°C to +125°C
Digital Output Sink Current25mA	Storage Temperature Range60°C to +150°C
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	Lead Temperature (soldering, 10sec)+300°C
Plastic DIP (denate 10.53mW/°C above ±70°C) 842mW	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD}$ = +2.7V to +5.25V, COM = 0V, f_{CLK} = 2.0MHz, external clock (50% duty cycle), 15 clocks/conversion cycle (133ksps), VREF = 2.500V applied to VREF pin, T_A = T_{MIN} to T_{MAX} , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY (Note 1)						
Resolution			10			Bits
Relative Accuracy (Note 2)	INI	MAX1249A			±0.5	LSB
Relative Accuracy (Note 2)	IINL	MAX1249B			±1.0	LJD
Differential Nonlinearity	DNL	No missing codes over temperature			±1	LSB
Offset Error		MAX1249A			±1	LSB
Oliset Elloi		MAX1249B			±2	LJD
Gain Error (Note 3)		MAX1249A		0.125	±1	LSB
Gaill Elloi (Note 3)		MAX1249B			±2	
Gain Temperature Coefficient				±0.25		ppm/°C
Channel-to-Channel Offset Matching				±0.05		LSB
DYNAMIC SPECIFICATIONS (10)kHz sine-wa	ave input, 0Vp-p to 2.500Vp-p, 133ksps, 2.0MHz	external of	clock, bipc	lar input	mode)
Signal-to-Noise + Distortion Ratio	SINAD			66		dB
Total Harmonic Distortion	THD	Up to the 5th harmonic		-70		dB
Spurious-Free Dynamic Range	SFDR			-70		dB
Channel-to-Channel Crosstalk		65kHz, 2.500Vp-p (Note 4)		-75		dB
Small-Signal Bandwidth		-3dB rolloff		2.25		MHz
Full-Power Bandwidth				1.0		MHz
CONVERSION RATE	1					
		Internal clock, SHDN = FLOAT	5.5		7.5	
Conversion Time (Note 5)	tconv	Internal clock, SHDN = V _{DD}	35		65	μs
		External clock = 2MHz, 12 clocks/conversion	6			1
Track/Hold Acquisition Time	tacq				1.5	μs
Aperture Delay				30		ns
Aperture Jitter				<50		ps
		SHDN = FLOAT		1.8		
Internal Clock Frequency		SHDN = V _{DD}		0.225		MHz
External Clask Fraguency			0.1		2.0	MHz
External Clock Frequency		Data transfer only	0		2.0	IVIHZ

MIXIM

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}$ = +2.7V to +5.25V, COM = 0V, f_{CLK} = 2.0MHz, external clock (50% duty cycle), 15 clocks/conversion cycle (133ksps), VREF = 2.500V applied to VREF pin, T_A = T_{MIN} to T_{MAX} , unless otherwise noted.)

PARAMETER	SYMBOL	co	NDITIONS	MIN	TYP	MAX	UNITS
ANALOG/COM INPUTS	•						
Input Voltage Range, Single-		Unipolar, COM = 0V		0	to VREF	V	
Ended and Differential (Note 6)		Bipolar, COM = VRE	Bipolar, COM = VREF / 2		±	VREF/2	1 °
Multiplexer Leakage Current		On/off leakage curre	ent, VIN = OV or VDD		±0.01	±1	μΑ
Input Capacitance		(Note 7)			16		pF
EXTERNAL REFERENCE		1		'			
VREF Input Voltage Range (Note 8)				1.0		V _{DD} + 50mV	V
VREF Input Current		VREF = 2.500V			100	150	μA
VREF Input Resistance				18	25		kΩ
Shutdown VREF Input Current					0.01	10	μA
DIGITAL INPUTS (DIN, SCLK, CS	SHDM)				0.01		Ι μ
,	, 311511)	V _{DD} ≤ 3.6V		2.0			
DIN, SCLK, CS Input High Voltage	V _{INH}	V _{DD} > 3.6V		3.0			V
DIN, SCLK, CS Input Low Voltage	V _{INI}					0.8	V
DIN, SCLK, CS Input Hysteresis	V _{HYST}				0.2		V
DIN, SCLK, CS Input Leakage	liN	V _{IN} = 0V or V _{DD}			±0.01	±1	μA
DIN, SCLK, CS Input Capacitance	CIN	(Note 7)				15	pF
SHDN Input High Voltage	VINH	,		V _{DD} - 0.4	1		V
SHDN Input Low Voltage	V _{INL}					0.4	V
SHDN Input Current	I _{IN}	SHDN = 0V or V _{DD}				±4.0	μΑ
SHDN Input Mid Voltage	VIM			1.1	V	'DD - 1.1	V
SHDN Voltage, Floating	V _{FLT}	SHDN = open			V _{DD} / 2		V
SHDN Maximum Allowed Leakage, Mid Input		SHDN = open				±100	nA
DIGITAL OUTPUTS (DOUT, SSTE	RB)						
Output Voltage Levy	\/-·	ISINK = 5mA				0.4	V
Output Voltage Low	V _{OL}	I _{SINK} = 16mA				0.8	1 °
Output Voltage High	Voн	ISOURCE = 0.5mA		V _{DD} - 0.5	i		V
Three-State Leakage Current	ΙL	CS = V _{DD}			±0.01	±10	μΑ
Three-State Output Capacitance	Cout	CS = V _{DD} (Note 7)				15	pF
POWER REQUIREMENTS							
Positive Supply Voltage	V _{DD}			2.70		5.25	V
		Operating mode,	V _{DD} = 5.25V		1.8	2.5	mA
Positive Supply Current	Inn	full-scale input	V _{DD} = 3.6V		0.9	1.5	
Positive Supply Current	I _{DD}	Power-down	V _{DD} = 5.25V		3.5	15	μΑ
		i ower-down	V _{DD} = 3.6V		1.2	10	μΑ_
Supply Rejection (Note 9)	PSR	V _{DD} = 2.7V to 5.25V external reference =			±0.3		mV

TIMING CHARACTERISTICS

(V_{DD} = +2.7V to +5.25V, COM = 0V, T_A = T_{MIN} to T_{MAX} , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Acquisition Time	t _{ACQ}			1.5			μs
DIN to SCLK Setup	tDS			100			ns
DIN to SCLK Hold	tDH					0	ns
SCLK Fall to Output Data Valid	tno	Figure 1	MAX1249_C/	E 20		200	nc
SCER Fall to Output Data Valid	tDO	rigule i	MAX1249_M	20		240	ns
CS Fall to Output Enable	t _{DV}	Figure 1				240	ns
CS Rise to Output Disable	t _{TR}	Figure 2				240	ns
CS to SCLK Rise Setup	tcss			100			ns
CS to SCLK Rise Hold	tcsh			0			ns
SCLK Pulse Width High	t _{CH}			200			ns
SCLK Pulse Width Low	tcL			200			ns
SCLK Fall to SSTRB	tsstrb	Figure 1				240	ns
CS Fall to SSTRB Output Enable	tsdv	External clock mode only, Figure 1				240	ns
CS Rise to SSTRB Output Disable	t _{STR}	External clock mode only, Figure 2				240	ns
SSTRB Rise to SCLK Rise	tsck	Internal clock mod	e only (Note 7)	0			ns

Note 1: Tested at V_{DD} = 2.7V; COM = 0V; unipolar single-ended input mode.

Note 2: Relative accuracy is the deviation of the analog value at any code from its theoretical value after the full-scale range has been calibrated.

Note 3: External reference (VREF = +2.500V), offset nulled.

Note 4: Ground "on" channel; sine wave applied to all "off" channels.

Note 5: Conversion time defined as the number of clock cycles multiplied by the clock period; clock has 50% duty cycle.


Note 6: The common-mode range for the analog inputs is from AGND to VDD.


Note 7: Guaranteed by design. Not subject to production testing.


Note 8: ADC performance is limited by the converter's noise floor, typically $300\mu Vp-p$. Note 9: Measured as $\left|V_FS(2.7V)-V_FS(5.25V)\right|$.


Typical Operating Characteristics


(VDD = 3.0V, VREF = 2.500V, f_{CLK} = 2.0MHz, C_{LOAD} = 20pF, T_A = +25°C, unless otherwise noted.)















_Pin Description

PIN	NAME	FUNCTION
1, 9	V _{DD}	Positive Supply Voltage
2–5	CH0-CH3	Sampling Analog Inputs
6	COM	Ground reference for analog inputs. Sets zero-code voltage in single-ended mode. Must be stable to ±0.5LSB.
7	SHDN	Three-Level Shutdown Input. Pulling SHDN low shuts the MAX1249 down; otherwise, the MAX1249 is fully operational. Letting SHDN float sets the internal clock frequency to 1.8MHz. Pulling SHDN high sets the internal clock frequency to 225kHz. See Hardware Power-Down section.
8	VREF	External Reference Voltage Input for analog-to-digital conversion.
10	AGND	Analog Ground
11	DGND	Digital Ground
12	DOUT	Serial Data Output. Data is clocked out at SCLK's falling edge. High impedance when $\overline{\text{CS}}$ is high.
13	SSTRB	Serial Strobe Output. In internal clock mode, SSTRB goes low when the MAX1249 begins the A/D conversion and goes high when the conversion is done. In external clock mode, SSTRB pulses high for one clock period before the MSB decision. High impedance when \overline{CS} is high (external clock mode).
14	DIN	Serial Data Input. Data is clocked in at SCLK's rising edge.
15	CS	Active-Low Chip Select. Data will not be clocked into DIN unless $\overline{\text{CS}}$ is low. When $\overline{\text{CS}}$ is high, DOUT is high impedance.
16	SCLK	Serial Clock Input. Clocks data in and out of serial interface. In external clock mode, SCLK also sets the conversion speed. (Duty cycle must be 40% to 60%.)








Figure 2. Load Circuits for Disable Time

Detailed Description

The MAX1249 analog-to-digital converter (ADC) uses a successive-approximation conversion technique and input track/hold (T/H) circuitry to convert an analog signal to a 10-bit digital output. A flexible serial interface provides easy interface to microprocessors (µPs). No external hold capacitors are required. Figure 3 is a block diagram of the MAX1249.

Pseudo-Differential Input

The sampling architecture of the ADC's analog comparator is illustrated in the equivalent input circuit (Figure 4). In single-ended mode, IN+ is internally switched to CH0-CH3, and IN- is switched to COM. In differential mode, IN+ and IN- are selected from two pairs: CH0/CH1 and CH2/CH3. Configure the channels with Tables 2 and 3. Please note that the codes for CH0-CH3 in the MAX1249 correspond to the codes for CH2-CH5 in the MAX148.

In differential mode, IN- and IN+ are internally switched to either of the analog inputs. This configuration is pseudo-differential to the effect that only the signal at IN+ is sampled. The return side (IN-) must remain stable within $\pm 0.5 LSB$ ($\pm 0.1 LSB$ for best results) with respect to AGND during a conversion. To accomplish this, connect a $0.1 \mu F$ capacitor from IN- (the selected analog input) to AGND.

During the acquisition interval, the channel selected as the positive input (IN+) charges capacitor C_{HOLD}. The acquisition interval spans three SCLK cycles and ends on the falling SCLK edge after the last bit of the input control word has been entered. At the end of the

acquisition interval, the T/H switch opens, retaining charge on C_{HOLD} as a sample of the signal at IN+.

The conversion interval begins with the input multiplexer switching C_{HOLD} from the positive input (IN+) to the negative input (IN-). In single-ended mode, IN- is simply COM. This unbalances node ZERO at the comparator's input. The capacitive DAC adjusts during the remainder of the conversion cycle to restore node ZERO to 0V within the limits of 10-bit resolution. This action is equivalent to transferring a charge of 16pF x [(V_{IN+}) - (V_{IN-})] from C_{HOLD} to the binary-weighted capacitive DAC, which in turn forms a digital representation of the analog input signal.

Track/Hold

The T/H enters its tracking mode on the falling clock edge after the fifth bit of the 8-bit control word has been shifted in. It enters its hold mode on the falling clock edge after the eighth bit of the control word has been shifted in. If the converter is set up for single-ended inputs, IN- is connected to COM, and the converter samples the "+" input. If the converter is set up for differential inputs, IN- connects to the "-" input, and the difference of |IN+ - IN-| is sampled. At the end of the conversion, the positive input connects back to IN+, and $C_{HOI\ D}$ charges to the input signal.

The time required for the T/H to acquire an input signal is a function of how quickly its input capacitance is charged. If the input signal's source impedance is high, the acquisition time lengthens, and more time must be allowed between conversions. The acquisition time,




Figure 3. Block Diagram




Figure 4. Equivalent Input Circuit

t_{ACQ}, is the maximum time the device takes to acquire the signal, and is also the minimum time needed for the signal to be acquired. It is calculated by:

$$t_{ACQ} = 7 x (R_S + R_{IN}) x 16pF$$

where $R_{IN}=9k\Omega,~R_S=$ the source impedance of the input signal, and t_{ACQ} is never less than 1.5µs. Note that source impedances below $4k\Omega$ do not significantly affect the ADC's AC performance.

Higher source impedances can be used if a $0.01\mu F$ capacitor is connected to the individual analog inputs. Note that the input capacitor forms an RC filter with the input source impedance, limiting the ADC's signal bandwidth.

Input Bandwidth

The ADC's input tracking circuitry has a 2.25MHz small-signal bandwidth, so it is possible to digitize high-speed transient events and measure periodic signals with bandwidths exceeding the ADC's sampling rate by using undersampling techniques. To avoid high-frequency signals being aliased into the frequency band of interest, anti-alias filtering is recommended.

Analog Input Protection

Internal protection diodes, which clamp the analog input to V_{DD} and AGND, allow the channel input pins to swing from AGND - 0.3V to V_{DD} + 0.3V without damage.

However, for accurate conversions near full scale, the inputs must not exceed V_{DD} by more than 50mV or be lower than AGND by 50mV.

If the analog input exceeds 50mV beyond the supplies, do not forward bias the protection diodes of off channels over 2mA, as excessive current will degrade the conversion accuracy of the on channel.

How to Start a Conversion

A conversion is started by clocking a control byte into DIN. With $\overline{\text{CS}}$ low, each rising edge on SCLK clocks a bit from DIN into the MAX1249's internal shift register. After $\overline{\text{CS}}$ falls, the first arriving logic "1" bit defines the control byte's MSB. Until this first "start" bit arrives, any number of logic "0" bits can be clocked into DIN with no effect. Table 1 shows the control-byte format.

The MAX1249 is compatible with SPI™, QSPI™, and Microwire™ devices. For SPI, select the correct clock polarity and sampling edge in the SPI control registers: set CPOL = 0 and CPHA = 0. Microwire, SPI, and QSPI all transmit a byte and receive a byte at the same time. Using the *Typical Operating Circuit*, the simplest software interface requires only three 8-bit transfers to perform a conversion (one 8-bit transfer to configure the ADC, and two more 8-bit transfers to clock out the 10-bit conversion result). See Figure 16 for MAX1249 QSPI connections.




Figure 5. 24-Clock External-Clock-Mode Conversion Timing (Microwire and SPI Compatible, QSPI Compatible with f_{CLK}≤ 2MHz)

SPI and QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor Corp.

Table 1. Control-Byte Format

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)	
START	SEL2	SEL1	SEL0	UNI/BIP	SGL/DIF	PD1	PD0	
BIT	NAME	DESCRIPTION	ON					
7(MSB)	START	The first logi	c "1" bit after CS	goes low defines the	beginning of the c	control byte.		
6 5 4	SEL2 SEL1 SEL0	These three	bits select which	of the four channels	are used for the co	onversion (Table	es 2 and 3).	
3	UNI/BIP	analog input	1 = unipolar, 0 = bipolar. Selects unipolar or bipolar conversion mode. In unipolar mode, an analog input signal from 0V to VREF can be converted; in bipolar mode, the signal can range from -VREF / 2 to +VREF / 2.					
2	SGL/DIF	ended mode	1 = single ended, 0 = differential. Selects single-ended or differential conversions. In single-ended mode, input signal voltages are referred to COM. In differential mode, the voltage difference between two channels is measured (Tables 2 and 3).					
1 0(LSB)	PD1 PD0	Selects cloc PD1 0 0 1	k and power-down PD0 0 1 0 1	n modes. Mode Power-down Unassigned Internal clock External clock				

Table 2. Channel Selection in Single-Ended Mode (SGL/DIF = 1)

SEL2	SEL1	SEL0	CH0	CH1	CH2	СНЗ	COM
0	0	1	+				_
1	0	1		+			-
0	1	0	·	·	+	·	-
1	1	0				+	_

Table 3. Channel Selection in Differential Mode (SGL/DIF = 0)

SEL2	SEL1	SEL0	CH0	CH1	CH2	CH3
0	0	1	+	=		
0	1	0			+	-
1	0	1	-	+		
1	1	0			_	+

Simple Software Interface

Make sure the CPU's serial interface runs in master mode so the CPU generates the serial clock. Choose a clock frequency from 100kHz to 2MHz.

- Set up the control byte for external clock mode and call it TB1. TB1 should be of the format: 1XXXXX11 binary, where the Xs denote the particular channel and conversion mode selected.
- 2) Use a general-purpose I/O line on the CPU to pull $\overline{\text{CS}}$ low.
- 3) Transmit TB1 and, simultaneously, receive a byte and call it RB1. Ignore RB1.
- 4) Transmit a byte of all zeros (\$00 hex) and, simultaneously, receive byte RB2.
- 5) Transmit a byte of all zeros (\$00 hex) and, simultaneously, receive byte RB3.
- 6) Pull CS high.

Figure 5 shows the timing for this sequence. Bytes RB2 and RB3 will contain the result of the conversion padded with one leading zero and three trailing zeros. The total conversion time is a function of the serial clock frequency and the amount of idle time between 8-bit transfers. To avoid excessive T/H droop, make sure the total conversion time does not exceed 120µs.

Digital Output

In unipolar input mode, the output is straight binary (Figure 13). For bipolar inputs, the output is two's complement (Figure 14). Data is clocked out at the falling edge of SCLK in MSB-first format.

Clock Modes

The MAX1249 may use either an external serial clock or the internal clock to perform successive-approximation conversion. In both clock modes, the external clock shifts data in and out of the MAX1249. The T/H acquires the input signal as the last three bits of the control byte are clocked into DIN. Bits PD1 and PD0 of the control byte program the clock mode. Figures 6–9 show the timing characteristics common to both modes.

External Clock

In external clock mode, the external clock not only shifts data in and out, it also drives the analog-to-digital conversion steps. SSTRB pulses high for one clock period after the last bit of the control byte. Successive-approximation bit decisions are made and appear at DOUT on each of the next 12 SCLK falling edges (Figure 5). SSTRB and DOUT go into a high-impedance state when $\overline{\text{CS}}$ goes high; after the next $\overline{\text{CS}}$ falling edge, SSTRB will output a logic low. Figure 7 shows the SSTRB timing in external clock mode.




Figure 6. Detailed Serial-Interface Timing




Figure 7. External-Clock-Mode SSTRB Detailed Timing




Figure 8. Internal Clock Mode Timing

The conversion must complete in some minimum time, or droop on the sample-and-hold capacitors may degrade conversion results. Use internal clock mode if the serial clock frequency is less than 100kHz, or if serial-clock interruptions could cause the conversion interval to exceed 120µs.

Internal Clock

In internal clock mode, the MAX1249 generates its own conversion clock internally. This frees the μP from the burden of running the SAR conversion clock and allows the conversion results to be read back at the processor's convenience, at any clock rate from 0MHz to 2MHz. SSTRB goes low at the start of the conversion and then goes high when the conversion is complete. SSTRB will be low for a maximum of 7.5µs $\overline{\text{(SHDN}} = \text{FLOAT)}$, during

which time SCLK should remain low for best noise performance.

An internal register stores data when the conversion is in progress. SCLK clocks the data out of this register at any time after the conversion is complete. After SSTRB goes high, the next falling clock edge will produce the MSB of the conversion at DOUT, followed by the remaining bits in MSB-first format (Figure 8). $\overline{\text{CS}}$ does not need to be held low once a conversion is started. Pulling $\overline{\text{CS}}$ high prevents data from being clocked into the MAX1249 and three-states DOUT, but it does not adversely affect an internal clock-mode conversion already in progress. When internal clock mode is selected, SSTRB does not go into a high-impedance state when $\overline{\text{CS}}$ goes high.

Figure 9 shows the SSTRB timing in internal clock mode. In this mode, data can be shifted in and out of the MAX1249 at clock rates exceeding 2.0MHz, provided that the minimum acquisition time, t_{ACQ} , is kept above 1.5 μ s.

Data Framing

The falling edge of $\overline{\text{CS}}$ does **not** start a conversion on the MAX1249. The first logic high clocked into DIN is interpreted as a start bit and defines the first bit of the control byte. A conversion starts on the falling edge of SCLK, after the eighth bit of the control byte (the PD0 bit) is clocked into DIN. The start bit is defined as:

The first high bit clocked into DIN with \overline{CS} low any time the converter is idle; e.g., after V_{DD} is applied.

OR

The first high bit clocked into DIN after bit 3 of a conversion in progress is clocked onto the DOUT pin.

If $\overline{\text{CS}}$ is toggled before the current conversion is complete, the next high bit clocked into DIN is recognized as a start bit; the current conversion is terminated, and a new one is started

The fastest the MAX1249 can run with $\overline{\text{CS}}$ held low between conversions is 15 clocks per conversion.

Figure 10a shows the serial-interface timing necessary to perform a conversion every 15 SCLK cycles in external clock mode. If $\overline{\text{CS}}$ is tied low and SCLK is continuous, guarantee a start bit by first clocking in 16 zeros.

Most microcontrollers require that conversions occur in multiples of 8 SCLK clocks; 16 clocks per conversion will typically be the fastest that a microcontroller can drive the MAX1249. Figure 10b shows the serial-interface timing necessary to perform a conversion every 16 SCLK cycles in external clock mode.

_ Applications Information

Power-On Reset

When power is first applied, and if \$\overline{SHDN}\$ is not pulled low, internal power-on reset circuitry will activate the MAX1249 in internal clock mode, ready to convert with SSTRB = high. After the power supplies have been stabilized, the internal reset time is 10µs, and no conversions should be performed during this phase. SSTRB is high on power-up and, if \$\overline{CS}\$ is low, the first logical 1 on DIN will be interpreted as a start bit. Until a conversion takes place, DOUT will shift out zeros.




Figure 9. Internal Clock Mode SSTRB Detailed Timing




Figure 10a. External Clock Mode, 15 Clocks/Conversion Timing




Figure 10b. External Clock Mode, 16 Clocks/Conversion Timing

Power-Down

The MAX1249's automatic power-down mode can save considerable power when operating at speeds below the maximum sampling rate. Figure 12 shows the average supply current as a function of the sampling rate. You can save power by placing the converter in a low-current shutdown state between conversions.

Select power-down via bits 1 and 0 of the DIN control byte with \$\overline{SHDN}\$ high (Tables 1 and 4). Pull \$\overline{SHDN}\$ low at any time to shut down the converter completely. \$\overline{SHDN}\$ overrides bits 1 and 0 of the control byte (Table 6).

Power-down mode turns off all chip functions that draw quiescent current, reducing IDD typically to less than 5µA. Figures 11a and 11b illustrate the various power-down sequences in both external and internal clock modes.

Software Power-Down

Software power-down is activated using bits PD1 and PD0 of the control byte. As shown in Table 4, PD1 and PD0 also specify the clock mode. When software shutdown is asserted, the ADC will continue to operate in the last specified clock mode until the conversion is complete. Then the ADC powers down into a low quiescent-current state. In internal clock mode, the interface remains active and

conversion results may be clocked out after the MAX1249 has entered a software power-down.

The first logical 1 on DIN is interpreted as a start bit and powers up the MAX1249. No additional start-up time is required. Following the start bit, the data input word or control byte also determines clock mode and power-down states. For example, if the DIN word contains PD1 = 1, then the chip remains powered up. If PD0 = PD1 = 0, a power-down resumes after one conversion.

Hardware Power-Down

Pulling \$\overline{SHDN}\$ low places the converter in hardware power-down. Unlike software power-down mode, the conversion is not completed; it stops coincidentally with \$\overline{SHDN}\$ being brought low. \$\overline{SHDN}\$ also controls the clock frequency in internal clock mode. Letting \$\overline{SHDN}\$ float sets the internal clock frequency to 1.8MHz. When returning to normal operation with \$\overline{SHDN}\$ floating, there is a tRC delay of approximately \$\overline{2M\Omega}\$ x CL, where \$\overline{CL}\$ is the capacitive loading on the \$\overline{SHDN}\$ pin. Pulling \$\overline{SHDN}\$ high sets the internal clock frequency to 225kHz. This feature eases the settling-time requirement for the reference voltage. The MAX1249 can be considered fully powered up within \$2\mu\$ of actively pulling \$\overline{SHDN}\$ high.




Figure 11a. Timing Diagram Power-Down Modes, External Clock




Figure 11b. Timing Diagram Power-Down Modes, Internal Clock

Table 4. Software Power-Down and Clock Mode

PD1	PD0	DEVICE MODE
1	1	External Clock
1	0	Internal Clock
0	1	Unassigned
0	0 Power-Down	

Table 5. Hard-Wired Power-Down and Internal Clock Frequency

SHDN STATE	DEVICE MODE	INTERNAL CLOCK FREQUENCY
1	Enabled	225kHz
Floating	ating Enabled 1.8MI	
0	Power-Down	N/A

Table 6. Full Scale and Zero Scale

UNIPOLA	BIPOLAR MODE			
Full Scale	Zero Scale	Positive Full Scale	Zero Scale	Negative Full Scale
VREF + COM	СОМ	VREF / 2 + COM	СОМ	-VREF / 2 + COM

External Reference

An external reference is required for the MAX1249. The reference voltage range is 1V to $V_{\rm DD}$.

At VREF, the input impedance is a minimum of $18k\Omega$ for DC currents. During a conversion, the reference must be able to deliver up to $250\mu A$ DC load current and have an output impedance of 10Ω or less. If the reference has higher output impedance or is noisy, bypass it close to the VREF pin with a $0.1\mu F$ capacitor.

Transfer Function

Table 6 shows the full-scale voltage ranges for unipolar and bipolar modes using a 2.5V reference.

The external reference must have a temperature coefficient of $20ppm/^{\circ}C$ or less to achieve accuracy to within 1LSB over the commercial temperature range of $0^{\circ}C$ to $+70^{\circ}C$.

Figure 13 depicts the nominal, unipolar input/output (I/O) transfer function, and Figure 14 shows the bipolar input/output transfer function. Code transitions occur halfway between successive-integer LSB values. Output coding is binary, with 1LSB = 2.44mV (2.500V / 1024) for unipolar operation and 1LSB = 2.44mV [(2.500V / 2 - -2.500V / 2) / 1024] for bipolar operation.

Layout, Grounding, and Bypassing

For best performance, use printed circuit boards. Wire-wrap boards are not recommended. Board layout should ensure that digital and analog signal lines are separated from each other. Do not run analog and digital (especially clock) lines parallel to one another, or digital lines underneath the ADC package.

Figure 15 shows the recommended system ground connections. Establish a single-point analog ground ("star" ground point) at AGND, separate from the logic ground. Connect all other analog grounds and DGND to the star ground. No other digital system ground should be connected to this ground. The ground return to the power supply for the star ground should be low impedance and as short as possible for noise-free operation.




Figure 12. Average Supply Current vs. Conversion Rate




Figure 13. Unipolar Transfer Function, Full Scale (FS) = VREF + COM, Zero Scale (ZS) = COM




Figure 14. Bipolar Transfer Function, Full Scale (FS) = VREF / 2 + COM, Zero Scale (ZS) = COM




Figure 15. Power-Supply Grounding Connection

High-frequency noise in the V_{DD} power supply may affect the ADC's high-speed comparator. Bypass the supply to the star ground with $0.1\mu F$ and $4.7\mu F$ capacitors close to pin 1 of the MAX1249. Minimize capacitor lead lengths for best supply-noise rejection. If the +3V power supply is very noisy, a 10Ω resistor can be connected as a lowpass filter (Figure 15).




Figure 16. MAX1249 QSPI Connections

High-Speed Digital Interfacing with QSPI

The MAX1249 can interface with QSPI using the circuit in Figure 16 ($f_{CLK} = 2.0 MHz$, CPOL = 0, CPHA = 0). This QSPI circuit can be programmed to do a conversion on each of the four channels. The result is stored in memory without taxing the CPU, since QSPI incorporates its own micro-sequencer.

The MAX1249 is QSPI compatible up to its maximum external clock frequency of 2.0MHz.

TMS320LC3x-to-MAX1249 Interface

Figure 17 shows an application circuit to interface the MAX1249 to the TMS320 in external clock mode. The timing diagram for this interface circuit is shown in Figure 18. Use the following steps to initiate a conversion in the MAX1249 and to read the results:

- The TMS320 should be configured with CLKX (transmit clock) as an active-high output clock and CLKR (TMS320 receive clock) as an active-high input clock. CLKX and CLKR on the TMS320 are tied together with the MAX1249's SCLK input.
- The MAX1249's \(\overline{CS} \) pin is driven low by the TMS320's XF_ I/O port, to enable data to be clocked into the MAX1249's DIN.
- An 8-bit word (1XXXXX11) should be written to the MAX1249 to initiate a conversion and place the device into external clock mode. Refer to Table 1 to select the proper XXXXX bit values for your specific application.
- 4) The MAX1249's SSTRB output is monitored via the TMS320's FSR input. A falling edge on the SSTRB output indicates that the conversion is in progress and data is ready to be received from the MAX1249.
- 5) The TMS320 reads in one data bit on each of the next 16 rising edges of SCLK. These data bits represent the 10 + 2-bit conversion result followed by four trailing bits, which should be ignored.
- Pull CS high to disable the MAX1249 until the next conversion is initiated.




Figure 17. MAX1249-to-TMS320 Serial Interface




Figure 18. TMS320 Serial-Interface Timing Diagram

TRANSISTOR COUNT: 2554


_Ordering Information (continued)

PART [†]	TEMP. RANGE	PIN-PACKAGE	INL (LSB)
MAX1249AEPE	-40°C to +85°C	16 Plastic DIP	±1/2
MAX1249BEPE	-40°C to +85°C	16 Plastic DIP	±1
MAX1249AEEE	-40°C to +85°C	16 QSOP	±1/2
MAX1249BEEE	-40°C to +85°C	16 QSOP	±1
MAX1249AMJE	-55°C to +125°C	16 CERDIP*	±1/2
MAX1249BMJE	-55°C to +125°C	16 CERDIP*	±1

[†] Contact factory for availability of alternate surface-mount packages.


_____Chip Information


Package Information



^{*} Contact factory for availability of CERDIP package, and for processing to MIL-STD-883B.

Package Information (continued)





Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

20 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600