

+2.7V, Low-Power, 8-Channel, Serial 12-Bit ADC

General Description

The MAX147 12-bit data-acquisition system combines an 8-channel multiplexer, high-bandwidth track/hold, and serial interface with high conversion speed and ultra-low power consumption. It operates from a single +2.7V to +5.25V supply, and its analog inputs are software configurable for unipolar/bipolar and single-ended/differential operation.

The 4-wire serial interface directly connects to SPI™, QSPI[™], and Microwire[™] devices without external logic. A serial strobe output allows direct connection to TMS320-family digital signal processors. The MAX147 works with an external reference, and uses either the internal clock or an external serial-interface clock to perform successive-approximation analog-to-digital conversions.

This device provides a hard-wired SHDN pin and a software-selectable power-down. Accessing the serial interface automatically powers up the MAX147, and the quick turn-on time allows it to be shut down between all conversions. This technique can cut supply current to under 10µA at reduced sampling rates.


The MAX147 is available in a 20-pin DIP package and an SSOP that occupies 30% less area than an 8-pin DIP.

Applications

Portable Data Logging Medical Instruments Data Acquisition

Battery-Powered Instruments

Typical Operating Circuit



Features

- ♦ 8-Channel Single-Ended or 4-Channel **Differential Inputs**
- ♦ Single +2.7V to +5.25V Operation
- ♦ Low Power: 0.9mA (operating mode) 1µA (power-down mode)
- ♦ Internal Track/Hold, 133kHz Sampling Rate
- **♦** SPI/QSPI/Microwire/TMS320-Compatible 4-Wire **Serial Interface**
- ♦ Software-Configurable Unipolar or Bipolar Inputs
- **♦ 20-Pin DIP/SSOP Packages**


Ordering Information

PART [†]	TEMP. RANGE	PIN-PACKAGE	INL (LSB)
MAX147ACPP	0°C to +70°C	20 Plastic DIP	±1/2
MAX147BCPP	0°C to +70°C	20 Plastic DIP	±1
MAX147ACAP	0°C to +70°C	20 SSOP	±1/2
MAX147BCAP	0°C to +70°C	20 SSOP	±1
MAX147BC/D	0°C to +70°C	Dice*	±1

Ordering Information continued at end of data sheet.

- Contact factory for availability of SO package.
- Dice are specified at $T_A = +25$ °C, DC parameters only.

Pin Configuration



SPI and QSPI are registered trademarks of Motorola, Inc. Microwire is a registered trademark of National Semiconductor Corp.

ABSOLUTE MAXIMUM RATINGS

V _{DD} to AGND, DGNDAGND to DGND		SSOP (derate 8.00mW/°C CERDIP (derate 11.11mW
CH0-CH7, COM to AGND, DGND	0.3V to (V _{DD} + 0.3V)	Operating Temperature Ran
VREF to AGND	0.3V to (V _{DD} + 0.3V)	MAX147_C_P
Digital Inputs to DGND	0.3V to +6V	MAX147_E_P
Digital Outputs to DGND	0.3V to $(V_{DD} + 0.3V)$	MAX147_MJP
Digital Output Sink Current	25mA	Storage Temperature Range
Continuous Power Dissipation (T _A =	+70°C)	Lead Temperature (soldering
Plastic DIP (derate 11.11mW/°C a	bove +70°C) 889mW	

SSOP (derate 8.00mW/°C above +70°C	C) 640mW
CERDIP (derate 11.11mW/°C above +	70°C)889mW
Operating Temperature Ranges	
MAX147_C_P	0°C to +70°C
MAX147_E_P	40°C to +85°C
MAX147_MJP	55°C to +125°C
Storage Temperature Range	
Lead Temperature (soldering, 10sec)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD}$ = +2.7V to +3.6V, COM = 0V, f_{CLK} = 2.0MHz, external clock (50% duty cycle), 15 clocks/conversion cycle (133ksps), VREF = 2.500V applied to VREF pin, T_A = T_{MIN} to T_{MAX} , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY (Note 1)						1
Resolution			12			Bits
Relative Accuracy (Note 2)	INL	MAX147A		±0.15	±0.5	- LSB
Relative Accuracy (Note 2)	IINL	MAX147B			±1.0	LSD
Differential Nonlinearity	DNL	No missing codes over temperature			±1	LSB
Offset Error		MAX147A		±0.5	±3	- LSB
Oliset Elloi		MAX147B		±0.5	±4	
Gain Error (Note 3)				±0.5	±4	LSB
Gain Temperature Coefficient				±0.25		ppm/°C
Channel-to-Channel Offset Matching				±0.2		LSB
DYNAMIC SPECIFICATIONS (10)kHz sine wa	ave input, 0Vp-p to 2.500Vp-p, 133ksps, 2.0MHz	external of	clock, bipc	lar input	mode)
Signal-to-Noise + Distortion Ratio	SINAD		70			dB
Total Harmonic Distortion	THD	Up to the 5th harmonic			-80	dB
Spurious-Free Dynamic Range	SFDR		80			dB
Channel-to-Channel Crosstalk		65kHz, 2.500V _{p-p} (Note 4)		-85		dB
Small-Signal Bandwidth		-3dB rolloff		2.25		MHz
Full-Power Bandwidth				1.0		MHz
CONVERSION RATE	•					1
		Internal clock, SHDN = FLOAT	5.5		7.5	
Conversion Time (Note 5)	tconv	Internal clock, SHDN = V _{DD}	35		65	μs
		External clock = 2MHz, 12 clocks/conversion	6			
Track/Hold Acquisition Time	tACQ				1.5	μs
Aperture Delay				30		ns
Aperture Jitter				<50		ps
Internal Clack Fraguency		SHDN = FLOAT		1.8		MHz
Internal Clock Frequency		SHDN = V _{DD}		0.225		IVIHZ
External Clock Frequency			0.1		2.0	MHz
External Clock Frequency		Data transfer only	0		2.0	IVIIIZ

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}$ = +2.7V to +3.6V, COM = 0V, f_{CLK} = 2.0MHz, external clock (50% duty cycle), 15 clocks/conversion cycle (133ksps), VREF = 2.500V applied to VREF pin, T_A = T_{MIN} to T_{MAX} , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ANALOG/COM INPUTS	•					
Input Voltage Range, Single-		Unipolar, COM = 0V		0	to VREF	.,
Ended and Differential (Note 6)		Bipolar, COM = VREF/2		±VREF		V
Multiplexer Leakage Current		On/off leakage current, V _{IN} = 0V or V _{DD}		±0.01	±1	μΑ
Input Capacitance		(Note 7)		16		pF
EXTERNAL REFERENCE			•			
VREF Input Voltage Range (Note 8)			1.0		V _{DD} + 50mV	V
VREF Input Current		VREF = 2.500V		100	150	μΑ
VREF Input Resistance			18	25		kΩ
Shutdown VREF Input Current				0.01	10	μΑ
DIGITAL INPUTS (DIN, SCLK, CS	, SHDN)					
DIN, SCLK, CS Input High Voltage	\/	V _{DD} ≤ 3.6V	2.0			V
DIN, SCER, CS Input High Voltage	VINH	V _{DD} > 3.6V	3.0			V
DIN, SCLK, CS Input Low Voltage	VINL				0.8	V
DIN, SCLK, CS Input Hysteresis	V _H YST			0.2		V
DIN, SCLK, CS Input Leakage	I _{IN}	V _{IN} = 0V or V _{DD}		±0.01	±1	μΑ
DIN, SCLK, CS Input Capacitance	CIN	(Note 7)			15	рF
SHDN Input High Voltage	V _{INH}		V _{DD} - 0.4			V
SHDN Input Low Voltage	VINL				0.4	V
SHDN Input Current	I _{IN}	SHDN = 0V or V _{DD}			±4.0	μΑ
SHDN Input Mid Voltage	V _{IM}		1.1	/	_{DD} - 1.1	V
SHDN Voltage, Floating	V _{FL} T	SHDN = open		V _{DD} /2		V
SHDN Maximum Allowed Leakage, Mid Input		SHDN = open			±100	nA
DIGITAL OUTPUTS (DOUT, SSTF	RB)					
Output Voltage Low	VOI	I _{SINK} = 5mA			0.4	V
Output voltage Low	VOL	ISINK = 16mA			0.8	V
Output Voltage High	Voн	ISOURCE = 0.5mA	VDD - 0.5			V
Three-State Leakage Current	ΙL	$\overline{\text{CS}} = V_{\text{DD}}$		±0.01	±10	μΑ
Three-State Output Capacitance	Cout	CS = V _{DD} (Note 7)			15	pF
POWER REQUIREMENTS						
Positive Supply Voltage	V_{DD}	(Note 9)	2.70		5.25	V
Positive Supply Current	I _{DD}	Operating mode, full-scale input		0.9	1.5	mA
1 ostave supply cultera	טטי	Power-down		1.2	10	μΑ
Supply Rejection (Note 10)	PSR	V _{DD} = 2.7V to 3.6V, full-scale input, external reference = 2.500V		±0.3		mV

TIMING CHARACTERISTICS

(V_{DD} = +2.7V to +3.6V, COM = 0V, T_A = T_{MIN} to T_{MAX} , unless otherwise noted.)


PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Acquisition Time	tacq			1.5			μs
DIN to SCLK Setup	t _{DS}			100			ns
DIN to SCLK Hold	t _{DH}					0	ns
SCLK Fall to Output Data Valid	too	Figure 1 Const. FOr F	MAX147_C/E	20		200	nc
SCLK Fall to Output Data Valid	t _{DO}	Figure 1, C _{LOAD} = 50pF	MAX147_M	20		240	ns
CS Fall to Output Enable	t _{DV}	Figure 1, C _{LOAD} = 50pF				240	ns
CS Rise to Output Disable	t _{TR}	Figure 2, C _{LOAD} = 50pF			240	ns	
CS to SCLK Rise Setup	tcss			100			ns
CS to SCLK Rise Hold	tcsh			0			ns
SCLK Pulse Width High	tch			200			ns
SCLK Pulse Width Low	t _{CL}			200			ns
SCLK Fall to SSTRB	tsstrb	Figure 1				240	ns
CS Fall to SSTRB Output Enable	t _{SDV}	External clock mode only, Figure 1				240	ns
CS Rise to SSTRB Output Disable	tstr	External clock mode only,			240	ns	
SSTRB Rise to SCLK Rise	tsck	Internal clock mode only (N	0			ns	


- **Note 1:** Tested at $V_{DD} = 2.7V$; COM = 0V; unipolar single-ended input mode.
- **Note 2:** Relative accuracy is the deviation of the analog value at any code from its theoretical value after the full-scale range has been calibrated.
- Note 3: External reference (VREF = +2.500V), offset nulled.
- Note 4: Ground "on" channel; sine wave applied to all "off" channels.
- Note 5: Conversion time defined as the number of clock cycles multiplied by the clock period; clock has 50% duty cycle.
- **Note 6:** The common-mode range for the analog inputs is from AGND to V_{DD}.
- Note 7: Guaranteed by design. Not subject to production testing.
- Note 8: ADC performance is limited by the converter's noise floor, typically 300µVp-p.
- **Note 9:** Electrical Characteristics are guaranteed from 2.7V to 3.6V. For operation beyond this range, see the *Typical Operating Characteristics*. For guaranteed specifications beyond 2.7V to 3.6V, contact the factory.


Note 10: Measured as $|V_{FS}(2.7V) - V_{FS}(3.6V)|$.

Typical Operating Characteristics

(VDD = 3.0V, VREF = 2.500V, f_{CLK} = 2.0MHz, C_{LOAD} = 20pF, T_A = +25°C, unless otherwise noted.)









Typical Operating Characteristics (continued)


 $(V_{DD} = 3.0V, V_{REF} = 2.500V, f_{CLK} = 2.0MHz, C_{LOAD} = 20pF, T_{A} = +25^{\circ}C, unless otherwise noted.)$





Typical Operating Characteristics (continued)

 $(V_{DD} = 3.0V, V_{REF} = 2.500V, f_{CLK} = 2.0MHz, C_{LOAD} = 20pF, T_{A} = +25^{\circ}C, unless otherwise noted.)$









Pin Description

PIN	NAME	FUNCTION
1–8	CH0-CH7	Sampling Analog Inputs
9	COM	Ground reference for analog inputs. Sets zero-code voltage in single-ended mode. Must be stable to ±0.5LSB.
10	SHDN	Three-Level Shutdown Input. Pulling SHDN low shuts the MAX147 down to 10µA (max) supply current, otherwise the MAX147 is fully operational. Letting SHDN float sets the internal clock frequency to 1.8MHz. Pulling SHDN high sets the internal clock frequency to 225kHz. See Hardware Power-Down section.
11	VREF	External Reference Voltage Input for analog-to-digital conversion.
12, 20	V _{DD}	Positive Supply Voltage
13	AGND	Analog Ground
14	DGND	Digital Ground
15	DOUT	Serial Data Output. Data is clocked out at the falling edge of SCLK. High impedance when $\overline{\text{CS}}$ is high.
16	SSTRB	Serial Strobe Output. In internal clock mode, SSTRB goes low when the MAX147 begins the A/D conversion and goes high when the conversion is done. In external clock mode, SSTRB pulses high for one clock period before the MSB decision. High impedance when $\overline{\text{CS}}$ is high (external clock mode).
17	DIN	Serial Data Input. Data is clocked in at the rising edge of SCLK.
18	CS	Active-Low Chip Select. Data will not be clocked into DIN unless \overline{CS} is low. When \overline{CS} is high, DOUT is high impedance.
19	SCLK	Serial Clock Input. Clocks data in and out of serial interface. In external clock mode, SCLK also sets the conversion speed. (Duty cycle must be 40% to 60%.)




Figure 1. Load Circuits for Enable Time




Figure 2. Load Circuits for Disable Time

Detailed Description

The MAX147 analog-to-digital converter (ADC) uses a successive-approximation conversion technique and input track/hold (T/H) circuitry to convert an analog signal to a 12-bit digital output. A flexible serial interface provides easy interface to microprocessors (μ Ps). No external hold capacitors are required. Figure 3 shows the block diagram of the MAX147.

Pseudo-Differential Input

The sampling architecture of the ADC's analog comparator is illustrated in the equivalent input circuit (Figure 4). In single-ended mode, IN+ is internally switched to CH0–CH7, and IN- is switched to COM. In differential mode, IN+ and IN- are selected from the following pairs: CH0/CH1, CH2/CH3, CH4/CH5, and CH6/CH7. Configure the channels with Tables 2 and 3.

In differential mode, IN- and IN+ are internally switched to either of the analog inputs. This configuration is pseudo-differential to the effect that only the signal at IN+ is sampled. The return side (IN-) must remain stable within $\pm 0.5 LSB$ ($\pm 0.1 LSB$ for best results) with respect to AGND during a conversion. To accomplish this, connect a $0.1 \mu F$ capacitor from IN- (the selected analog input) to AGND.

During the acquisition interval, the channel selected as the positive input (IN+) charges capacitor C_{HOLD}. The acquisition interval spans three SCLK cycles and ends on the falling SCLK edge after the last bit of the input control word has been entered. At the end of the acquisition inter-

CS <u>18</u> SCLK ▶ **INPUT** INT DIN 17 SHIFT CLOCK REGISTER CONTROL SHDN 10 LOGIC 15 ► DOUT CH0 ▶ OUTPUT CH1 ► SHIFT 16 ► SSTRB REGISTER CH2 ► CH3 <u>→</u>4 **ANALOG** T/H CLOCK 12, 20 V_{DD} **INPUT** CH4 ► IN MUX CH5 ► 12-BIT CH6 ► SAR **■** DGND ADC CH7 ► OUT NINXIN ■ AGND COM ► RFF **MAX147** VREF (2.500V)

Figure 3. Block Diagram

val, the T/H switch opens, retaining charge on C_{HOLD} as a sample of the signal at IN+.

The conversion interval begins with the input multiplexer switching C_{HOLD} from the positive input (IN+) to the negative input (IN-). In single-ended mode, IN- is simply COM. This unbalances node ZERO at the input of the comparator. The capacitive DAC adjusts during the remainder of the conversion cycle to restore node ZERO to 0V within the limits of 12-bit resolution. This action is equivalent to transferring a charge of 16pF x [(V_{IN+}) - (V_{IN-})] from C_{HOLD} to the binary-weighted capacitive DAC, which in turn forms a digital representation of the analog input signal.

Track/Hold

The T/H enters its tracking mode on the falling clock edge after the fifth bit of the 8-bit control word has been shifted in. It enters its hold mode on the falling clock edge after the eighth bit of the control word has been shifted in. If the converter is set up for single-ended inputs, IN- is connected to COM, and the converter samples the "+" input. If the converter is set up for differential inputs, IN- connects to the "-" input, and the difference of |IN+ - IN-| is sampled. At the end of the conversion, the positive input connects back to IN+, and CHOLD charges to the input signal.

The time required for the T/H to acquire an input signal is a function of how quickly its input capacitance is charged. If the input signal's source impedance is high, the acquisition time lengthens, and more time must be allowed between conversions. The acquisition time,




Figure 4. Equivalent Input Circuit

Quick Look

t_{ACQ}, is the maximum time the device takes to acquire the signal, and is also the minimum time needed for the signal to be acquired. It is calculated by:

$$t_{ACQ} = 9 x (R_S + R_{IN}) x 16pF$$

where $R_{IN}=9k\Omega$, $R_S=$ the source impedance of the input signal, and t_{ACQ} is never less than 1.5 μ s. Note that source impedances below $1k\Omega$ do not significantly affect the AC performance of the ADC.

Input Bandwidth

The ADC's input tracking circuitry has a 2.25MHz small-signal bandwidth, so it is possible to digitize high-speed transient events and measure periodic signals with bandwidths exceeding the ADC's sampling rate by using undersampling techniques. To avoid high-frequency signals being aliased into the frequency band of interest, anti-alias filtering is recommended.

Analog Input Protection

Internal protection diodes, which clamp the analog input to V_{DD} and AGND, allow the channel input pins to swing from AGND - 0.3V to V_{DD} + 0.3V without damage. However, for accurate conversions near full scale, the inputs must not exceed V_{DD} by more than 50mV or be lower than AGND by 50mV.

If the analog input exceeds 50mV beyond the supplies, do not forward bias the protection diodes of off channels over two milliamperes, as excessive current will degrade the conversion accuracy of the on channel.

To quickly evaluate the MAX147's analog performance, use the circuit of Figure 5. The MAX147 requires a control byte to be written to DIN before each conversion. Tying DIN to +3V feeds in control bytes of \$FF (HEX), which trigger single-ended unipolar conversions on CH7 in external clock mode without powering down between conversions. In external clock mode, the SSTRB output pulses high for one clock period before the most significant bit of the 12-bit conversion result is shifted out of DOUT. Varying the analog input to CH7 will alter the sequence of bits from DOUT. A total of 15 clock cycles is required per conversion. All transitions of the SSTRB and DOUT outputs occur on the falling edge of SCLK.

How to Start a Conversion

A conversion is started by clocking a control byte into DIN. With \overline{CS} low, each rising edge on SCLK clocks a bit from DIN into the MAX147's internal shift register. After \overline{CS} falls, the first arriving logic "1" bit defines the MSB of the control byte. Until this first "start" bit arrives, any number of logic "0" bits can be clocked into DIN with no effect. Table 1 shows the control-byte format.

The MAX147 is compatible with Microwire™, SPI™, and QSPI™ devices. For SPI, select the correct clock polarity and sampling edge in the SPI control registers: set CPOL = 0 and CPHA = 0. Microwire, SPI, and QSPI all transmit a byte and receive a byte at the same time. Using the *Typical Operating Circuit*, the simplest software interface requires only three 8-bit transfers to




Figure 5. Quick-Look Circuit

Table 1. Control-Byte Format

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)			
START	SEL2	SEL1	SEL0	UNI/BIP	SGL/DIF	PD1	PD0			
BIT	NAME	DESCRIPTIO	N							
7(MSB)	START	The first	logic "1" bit afte	CS goes low defines	the beginning of the	control byte.				
6 5 4	SEL2 SEL1 SEL0	These th	ree bits select w	hich of the eight chanr	nels are used for the	conversion (Tabl	es 2 and 3).			
3	UNI/BIP	analog ir	1 = unipolar, 0 = bipolar. Selects unipolar or bipolar conversion mode. In unipolar mode, an analog input signal from 0V to VREF can be converted; in bipolar mode, the signal can range from -VREF/2 to +VREF/2.							
2	SGL/ DIF	ended m	node, input signa	ferential. Selects singl Il voltages are referred channels is measured (to COM. In different					
1 0(LSB)	PD1 PD0	Selects of PD1 0 0 1 1 1	0 Pc 1 Ui 0 In	-down modes. ode ower-down (I _Q = 1.2μΑ) nassigned ternal clock mode kternal clock mode)					

Table 2. Channel Selection in Single-Ended Mode (SGL/DIF = 1)

SEL2	SEL1	SEL0	CH0	CH1	CH2	СНЗ	CH4	CH5	CH6	CH7	СОМ
0	0	0	+								-
1	0	0		+							-
0	0	1			+						-
1	0	1				+					-
0	1	0					+				-
1	1	0						+			-
0	1	1							+		-
1	1	1								+	-

Table 3. Channel Selection in Differential Mode (SGL/ $\overline{DIF} = 0$)

SEL2	SEL1	SEL0	CH0	CH1	CH2	CH3	CH4	CH5	CH6	CH7
0	0	0	+	_						
0	0	1			+	-				
0	1	0					+	-		
0	1	1							+	-
1	0	0	-	+						
1	0	1			-	+				
1	1	0					-	+		
1	1	1							_	+

perform a conversion (one 8-bit transfer to configure the ADC, and two more 8-bit transfers to clock out the 12-bit conversion result). See Figure 17 for MAX147 QSPI connections.

Simple Software Interface

Make sure the CPU's serial interface runs in master mode so the CPU generates the serial clock. Choose a clock frequency from 100kHz to 2MHz.

- Set up the control byte for external clock mode and call it TB1. TB1 should be of the format: 1XXXXX11 binary, where the Xs denote the particular channel and conversion mode selected.
- 2) Use a general-purpose I/O line on the CPU to pull $\overline{\text{CS}}$ low.
- 3) Transmit TB1 and, simultaneously, receive a byte and call it RB1. Ignore RB1.
- 4) Transmit a byte of all zeros (\$00 HEX) and, simultaneously, receive byte RB2.
- 5) Transmit a byte of all zeros (\$00 HEX) and, simultaneously, receive byte RB3.
- 6) Pull CS high.

Figure 6 shows the timing for this sequence. Bytes RB2 and RB3 will contain the result of the conversion padded with one leading zero and three trailing zeros. The total conversion time is a function of the serial clock frequency and the amount of idle time between 8-bit transfers. Make sure that the total conversion time does not exceed 120µs, to avoid excessive T/H droop.

Digital Output

In unipolar input mode, the output is straight binary (Figure 14). For bipolar inputs, the output is twos-complement (Figure 15). Data is clocked out at the falling edge of SCLK in MSB-first format.

Clock Modes

The MAX147 may use either an external serial clock or the internal clock to perform the successive-approximation conversion. In both clock modes, the external clock shifts data in and out of the MAX147. The T/H acquires the input signal as the last three bits of the control byte are clocked into DIN. Bits PD1 and PD0 of the control byte program the clock mode. Figures 7–10 show the timing characteristics common to both modes.

External Clock

In external clock mode, the external clock not only shifts data in and out, it also drives the analog-to-digital conversion steps. SSTRB pulses high for one clock period after the last bit of the control byte. Successive-approximation bit decisions are made and appear at DOUT on each of the next 12 SCLK falling edges (Figure 6). SSTRB and DOUT go into a high-impedance state when $\overline{\text{CS}}$ goes high; after the next $\overline{\text{CS}}$ falling edge, SSTRB will output a logic low. Figure 8 shows the SSTRB timing in external clock mode.

The conversion must complete in some minimum time, or droop on the sample-and-hold capacitors may degrade conversion results. Use internal clock mode if the serial clock frequency is less than 100kHz, or if serial-clock interruptions could cause the conversion interval to exceed 120µs.




Figure 6. 24-Bit External-Clock-Mode Conversion Timing (Microwire and SPI Compatible, QSPI Compatible with fCLK ≤ 2MHz).




Figure 7. Detailed Serial-Interface Timing




Figure 8. External-Clock-Mode SSTRB Detailed Timing

Internal Clock

In internal clock mode, the MAX147 generates its own conversion clock internally. This frees the μP from the burden of running the SAR conversion clock and allows the conversion results to be read back at the processor's convenience, at any clock rate from zero to 2MHz. SSTRB goes low at the start of the conversion and then goes high when the conversion is complete. SSTRB will be low for a maximum of 7.5 μ s (SHDN = FLOAT), during which time SCLK should remain low for best noise performance.

An internal register stores data when the conversion is in progress. SCLK clocks the data out of this register at any time after the conversion is complete. After SSTRB goes high, the next falling clock edge will produce the MSB of the conversion at DOUT, followed by the remaining bits in MSB-first format (Figure 9). \overline{CS} does not need to be held low once a conversion is started. Pulling \overline{CS} high prevents data from being clocked into the MAX147 and three-states DOUT, but it does not adversely affect an internal clock-mode conversion already in progress. When internal clock mode is

selected, SSTRB does not go into a high-impedance state when $\overline{\text{CS}}$ goes high.

Figure 10 shows the SSTRB timing in internal clock mode. In this mode, data can be shifted in and out of the MAX147 at clock rates exceeding 2.0MHz, provided that the minimum acquisition time, t_{ACQ} , is kept above 1.5 μ s.

Data Framing

The falling edge of \overline{CS} does **not** start a conversion on the MAX147. The first logic high clocked into DIN is interpreted as a start bit and defines the first bit of the control byte. A conversion starts on the falling edge of

SCLK, after the eighth bit of the control byte (the PD0 bit) is clocked into DIN. The start bit is defined as:

The first high bit clocked into DIN with \overline{CS} low any time the converter is idle; e.g., after V_{DD} is applied.

OR

The first high bit clocked into DIN after bit 5 of a conversion in progress is clocked onto the DOUT pin.

If $\overline{\text{CS}}$ is toggled before the current conversion is complete, then the next high bit clocked into DIN is recognized as a start bit; the current conversion is terminated, and a new one is started.




Figure 9. Internal Clock Mode Timing




Figure 10. Internal Clock Mode SSTRB Detailed Timing

The fastest the MAX147 can run is 15 clocks per conversion. Figure 11a shows the serial-interface timing necessary to perform a conversion every 15 SCLK cycles in external clock mode.

Most microcontrollers require that conversions occur in multiples of eight SCLK clocks; 16 clocks per conversion will typically be the fastest that a microcontroller can drive the MAX147. Figure 11b shows the serial-interface timing necessary to perform a conversion every 16 SCLK cycles in external clock mode.

___ Applications Information

Power-On Reset

When power is first applied, and if SHDN is not pulled low, internal power-on reset circuitry will activate the MAX147 in internal clock mode, ready to convert with SSTRB = high. After the power supplies have been stabilized, the internal reset time is 10µs, and no conversions should be performed during this phase. SSTRB is high on power-up and, if $\overline{\text{CS}}$ is low, the first logical 1 on DIN will be interpreted as a start bit. Until a conversion takes place, DOUT will shift out zeros.

Power-Down

The MAX147's automatic power-down mode can save considerable power when operating at speeds below the maximum sampling rate. Figure 13 shows the average supply current as a function of the sampling rate. You can save power by placing the converter in a low-current shutdown state between conversions.

Select power-down via bits 1 and 0 of the DIN control byte with SHDN high (Tables 1 and 4). Pull SHDN low at any time to shut down the converter completely. SHDN overrides bits 1 and 0 of the control byte (Table 6).

Power-down mode turns off all chip functions that draw quiescent current, reducing IDD typically to 1.2µA.

Figures 12a and 12b illustrate the various power-down sequences in both external and internal clock modes.

Software Power-Down

Software power-down is activated using bits PD1 and PD0 of the control byte. As shown in Table 6, PD1 and PD0 also specify the clock mode. When software shutdown is asserted, the ADC will continue to operate in the last specified clock mode until the conversion is complete. Then




Figure 11a. External Clock Mode, 15 Clocks/Conversion Timing




Figure 11b. External Clock Mode, 16 Clocks/Conversion Timing




Figure 12a. Timing Diagram Power-Down Modes, External Clock




Figure 12b. Timing Diagram Power-Down Modes, Internal Clock

Table 4. Software Power-Down and Clock Mode

PD1	PD0	DEVICE MODE
1	1	External Clock
1	0	Internal Clock
0	1	Unassigned
0	0	Power-Down

Table 5. Hard-Wired Power-Down and Internal Clock Frequency

SHDN STATE	DEVICE MODE	INTERNAL CLOCK FREQUENCY
1	Enabled	225kHz
Floating	Enabled	1.8MHz
0	Power-Down	N/A

Table 6. Full Scale and Zero Scale

UNIPOLAR MODE		BIPOLAR MODE		
Full Scale	Zero Scale	Positive Full Scale	Zero Scale	Negative Full Scale
VREF + COM	СОМ	VREF/2 + COM	СОМ	-VREF/2 + COM

the ADC powers down into a low quiescent-current state. In internal clock mode, the interface remains active and conversion results may be clocked out after the MAX147 has entered a software power-down.

The first logical 1 on DIN will be interpreted as a start bit, and powers up the MAX147. Following the start bit, the data input word or control byte also determines clock mode and power-down states. For example, if the DIN word contains PD1 = 1, then the chip will remain powered up. If PD0 = PD1 = 0, a power-down will resume after one conversion.

Hardware Power-Down

Pulling \overline{SHDN} low places the converter in hardware power-down. Unlike the software power-down mode, the conversion is not completed; it stops coincidentally with \overline{SHDN} being brought low. \overline{SHDN} also controls the clock frequency in internal clock mode. Letting \overline{SHDN} float sets the internal clock frequency to 1.8MHz. When returning to normal operation with \overline{SHDN} floating, there is a tRC delay of approximately $\underline{2M\Omega}$ x CL, where CL is the capacitive loading on the \overline{SHDN} pin. Pulling \overline{SHDN} high sets the internal clock frequency to 225kHz. This feature eases the settling-time requirement for the reference voltage.

External Reference

An external reference is required for the MAX147. The reference voltage range is 1V to V_{DD}.

At VREF, the input impedance is a minimum of $18k\Omega$ for DC currents. During a conversion, the reference must be able to deliver up to $250\mu A$ DC load current and have an output impedance of 10Ω or less. If the reference has higher output impedance or is noisy, bypass it close to the VREF pin with a $0.1\mu F$ capacitor.

Transfer Function

Table 6 shows the full-scale voltage ranges for unipolar and bipolar modes using a 2.5V reference.

The external reference must have a temperature coefficient of 4ppm/°C or less to achieve accuracy to within 1LSB over the commercial temperature range of 0°C to +70°C. See the MAX872 for a micropower 2.5V reference.




Figure 13. Average Supply Current vs. Conversion Rate




Figure 14. Unipolar Transfer Function, Full Scale (FS) = VREF + COM, Zero Scale (ZS) = COM

Figure 14 depicts the nominal, unipolar input/output (I/O) transfer function, and Figure 15 shows the bipolar input/output transfer function. Code transitions occur halfway between successive-integer LSB values. Output coding is binary, with 1LSB = $610\mu V$ (2.500V / 4096) for unipolar operation and 1LSB = $610\mu V$ [(2.500V / 2 - 2.500V / 2) / 4096] for bipolar operation.

Layout, Grounding, and Bypassing

For best performance, use printed circuit boards. Wire-wrap boards are not recommended. Board layout should ensure that digital and analog signal lines are separated from each other. Do not run analog and digital (especially clock) lines parallel to one another, or digital lines underneath the ADC package.

Figure 16 shows the recommended system ground connections. A single-point analog ground ("star"

ground point) should be established at AGND, separate from the logic ground. Connect all other analog grounds and DGND to the star ground. No other digital system ground should be connected to this ground. The ground return to the power supply for the star ground should be low impedance and as short as possible for noise-free operation.

High-frequency noise in the V_{DD} power supply may affect the high-speed comparator in the ADC. Bypass the supply to the star ground with $0.1\mu F$ and $4.7\mu F$ capacitors close to pin 20 of the MAX147. Minimize capacitor lead lengths for best supply-noise rejection. If the +3V power supply is very noisy, a 10Ω resistor can be connected as a lowpass filter (Figure 16).




Figure 15. Bipolar Transfer Function, Full Scale (FS) = VREF/2 + COM, Zero Scale (ZS) = COM




Figure 16. Power-Supply Grounding Connection

High-Speed Digital Interfacing with QSPI

The MAX147 can interface with QSPI using the circuit in Figure 17 (f_{SCLK} = 2.0MHz, C_{POL} = 0, C_{PHA} = 0). This QSPI circuit can be programmed to do a conversion on each of the eight channels. The result is stored in memory

without taxing the CPU, since QSPI incorporates its own micro-sequencer.

Because the maximum external clock frequency is 2.0MHz, the MAX147 is QSPI compatible up to 2MHz.




Figure 17. MAX147 QSPI Connections

TMS320LC3x-to-MAX147 Interface

Figure 18 shows an application circuit to interface the MAX147 to the TMS320 in external clock mode. The timing diagram for this interface circuit is shown in Figure 19. Use the following steps to initiate a conversion in the MAX147 and to read the results:

- The TMS320 should be configured with CLKX (transmit clock) as an active-high output clock and CLKR (TMS320 receive clock) as an active-high input clock. CLKX and CLKR on the TMS320 are tied together with the MAX147's SCLK input.
- The MAX147's CS pin is driven low by the TMS320's XF_ I/O port, to enable data to be clocked into the MAX147's DIN.
- An 8-bit word (1XXXXX11) should be written to the MAX147 to initiate a conversion and place the device into external clock mode. Refer to Table 1 to select the proper XXXXX bit values for your specific application.
- 4) The MAX147's SSTRB output is monitored via the TMS320's FSR input. A falling edge on the SSTRB output indicates that the conversion is in progress and data is ready to be received from the MAX147.
- 5) The TMS320 reads in one data bit on each of the next 16 rising edges of SCLK. These data bits represent the 12-bit conversion result followed by four trailing bits, which should be ignored.
- 6) Pull $\overline{\text{CS}}$ high to disable the MAX147 until the next conversion is initiated.




Figure 18. MAX147-to-TMS320 Serial Interface





Figure 19. TMS320 Serial-Interface Timing Diagram

_Ordering Information (continued)

PART [†]	TEMP. RANGE	PIN-PACKAGE	INL (LSB)
MAX147AEPP	-40°C to +85°C	20 Plastic DIP	±1/2
MAX147BEPP	-40°C to +85°C	20 Plastic DIP	±1
MAX147AEAP	-40°C to +85°C	20 SSOP	±1/2
MAX147BEAP	-40°C to +85°C	20 SSOP	±1
MAX147AMJP	-55°C to +125°C	20 CERDIP**	±1/2
MAX147BMJP	-55°C to +125°C	20 CERDIP**	±1

- Contact factory for availability of SO package.
- Dice are specified at $T_A = +25$ °C, DC parameters only.
- ** Contact factory for availability.

Chip Topography



TRANSISTOR COUNT: 2554 SUBSTRATE CONNECTED TO DGND

Package Information

MAX

1.99

0.21

0.38

0.20

5.38

7.90

0.95

8°

MAX

6.33


6.33

7.33

8.33

10.33

21-0056A



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600 20