19-2837; Rev 0; 4/03

EVALUATION KIT AVAILABLE

MAXIXI 800mA, 2MHz, PWM DC<u>-to-DC</u> Step-Down Converter with RESET

General Description

The MAX1572 is a fixed-frequency, synchronous stepdown DC-to-DC converter to power low-voltage microprocessor/DSP cores in portable equipment requiring high efficiency in a limited PC board area. The features are optimized for high efficiency over a wide load range, small external component size, low output ripple, and excellent transient response. The input supply voltage range is from 2.6V to 5.5V, while the output is internally fixed from 0.75V to 2.5V in 50mV increments with a guaranteed output current of 800mA. The high 2MHz switching allows tiny low-cost capacitors and a low-profile inductor, while the power-saving pulse-group mode reduces quiescent current to 48μ A (typ) with light loads. To reduce noise and RF interference, the converter can be configured to provide forced-PWM operation.

The MAX1572 includes a low on-resistance internal MOSFET switch and synchronous rectifier to maximize efficiency and minimize external component count. No external diode is needed. Other features include soft-start to eliminate inrush current at startup and a 170ms (min) RESET output to provide power-on/undervoltage reset. The MAX1572 is available in a 12-pin, 4mm x 4mm thin QFN package with exposed paddle.

Applications

Cell Phones and Smart Phones PDAs, Palmtops, and Notebook Computers MP3 and DVD Players Digital Cameras and Camcorders PCMCIA Cards Hand-Held Instruments

Selector Guide appears at end of data sheet.

Typical Operating Circuit



M/IXI/M

_Features

- Up to 97% Efficiency
- ♦ 2MHz PWM Switching
- 800mA Guaranteed Output Current
- Low 48µA Quiescent Current
- Power-Saving Modes: Pulse-Group, Pulse-Skip, Forced-PWM Mode
- 0.75V to 2.5V Preset Output Range (in 50mV Increments)
- Voltage-Positioning Load Transients
- 5mV_{P-P} Output Ripple
- ♦ Tiny 2.2µH Inductor
- ♦ 10µF Ceramic Output Capacitor
- Low 0.1µA Shutdown Current
- No External Schottky Diode Required
- Soft-Start with Zero Inrush Current
- ♦ 170ms (min) RESET Output
- Small 12-Pin, 4mm x 4mm Thin QFN Package

_Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX1572ETC075	-40°C to +85°C	12 Thin QFN-EP**
MAX1572ETC130	-40°C to +85°C	12 Thin QFN-EP**
MAX1572ETC150	-40°C to +85°C	12 Thin QFN-EP**
MAX1572ETC180	-40°C to +85°C	12 Thin QFN-EP**
MAX1572ETC250	-40°C to +85°C	12 Thin QFN-EP**
MAX1572ETCxyz*	-40°C to +85°C	12 Thin QFN-EP**

*xyz is for the output voltage (e.g., MAX1572ETC165 has a 1.65V output). Minimum order quantity is 2500. **EP = Exposed paddle.

Pin Configuration



Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

ABATT, BATT, EN1, EN2, RESET, OUT,

SS to GND	0.3V to +6V
PGND to GND	0.3V to +0.3V
LX Current (Note 1)	±2.1A
Output Short-Circuit Duration	
Continuous Power Dissipation ($T_A = +7$	

Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

12-Pin Thin QFN (derate 16.9mW/°C above +70°C)...1349mW

Note 1: LX has internal clamp diodes to PGND and BATT. Applications that forward bias these diodes should take care not to exceed the IC's package power dissipation limits.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{BATT} = 3.6V, $T_A = +0^{\circ}C$ to +85°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER		CONDITIONS	MIN	ТҮР	МАХ	UNITS
BATT Input Voltage			2.6		5.5	V
Undervoltage Lockout Threshold	V _{BATT} rising a	nd falling, 1% hysteresis	2.20	2.35	2.55	V
Quiescent Quarky Quarant	EN1 = GND, E	N2 = BATT, no switching		48	80	
Quiescent Supply Current	EN1 = BATT, E	EN2 = GND, no switching		700		μA
Shutdown Supply Current	EN1 = EN2 =	GND, T _A = +25°C		0.1	1	μA
Maximum Output Current			800			mA
OUT Bias Current				6	9	μA
	No load, EN1	= EN2 = BATT		1.2	3.2	
	100mA load		-0.4	+0.8	+2.0	
Output-Voltage Accuracy (Voltage Positioning)	300mA load			0		%
(voltage i ositioning)	550mA load			-1		
	800mA load			-2		
Line Regulation				0.3		%/V
-	100mA	V _{BATT} = 3.6V		0.28	0.45	0
P-Channel On-Resistance	$I_{LX} = 180 \text{mA}$	V _{BATT} = 2.6V		0.33		Ω
N Obergrad On Desisters a	100 1	V _{BATT} = 3.6V		0.18	0.30	0
N-Channel On-Resistance	$I_{LX} = 180 \text{mA}$	V _{BATT} = 2.6V		0.20		Ω
P-Channel Current-Limit Threshold			1.00	1.25	1.65	А
N-Channel Current-Limit Threshold	EN1 = EN2 =	BATT	-0.68	-0.52	-0.37	Α
N-Channel Zero-Crossing Threshold	EN1 = BATT, E	EN2 = GND	15	40	65	mA
LX Output Current	(Note 2)				1.4	ARMS
LX Leakage Current	EN1 = EN2 =	GND		0.1	10	μA
Maximum Duty Cycle			100			%
Minimum Duty Cycle	EN1 = BATT, E EN1 = GND, E			0		%
	EN1 = EN2 =	BATT		16.7	17.3	
Switching Frequency			1.8	2	2.2	MHz
SS Output Impedance			65	100	150	kΩ

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{BATT} = 3.6V, T_A = +0^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted. Typical values are at }T_A = +25^{\circ}C.)$

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
SS Discharge Resistance	EN1 = EN2 = GND		100	200	Ω
EN Logic Input High	$V_{ABATT} > 4.2V$	1.6			V
EN_ Logic Input High	$V_{ABATT} \le 4.2V$	1.4			v
EN_ Logic Input Low				0.4	V
EN_ Logic Input Current			0.1	1	μΑ
RESET Threshold	Percent of nominal, measured at OUT	87	90	93	%
RESET Timer Delay Time	From $V_{OUT} > 90\%$ to $\overline{RESET} = HI$	170	200	230	ms
RESET Output Low Level	I _{SINK} = 1mA		0.015	0.075	V
RESET Internal Pullup Resistance to OUT		9	14	20	kΩ
Thermal-Shutdown Threshold	T _J rising		160		°C
Thermal-Shutdown Hysteresis			20		°C

ELECTRICAL CHARACTERISTICS

(V_{BATT} = 3.6V, $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted.) (Note 3)

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
BATT Input Voltage		2.6		5.5	V
Undervoltage Lockout Threshold	VBATT rising and falling, 1% hysteresis	2.20		2.55	V
Quiescent Supply Current	EN1 = GND, EN2 = BATT, no switching			80	μA
Shutdown Supply Current	EN1 = EN2 = GND			3	μA
Maximum Output Current		800			mA
OUT Bias Current				9	μA
Output-Voltage Accuracy	No load, EN1 = EN2 = BATT			3.2	%
(Voltage Positioning)	100mA load	-1.2		+2.8	%
P-Channel On-Resistance	I _{LX} = 180mA			0.45	Ω
N-Channel On-Resistance	I _{LX} = 180mA			0.3	Ω
N-Channel Current-Limit Threshold	EN1 = EN2 = BATT	-0.68		-0.22	А
N-Channel Zero-Crossing Threshold	EN1 = BATT, EN2 = GND	10		65	mA
LX Output Current	(Note 2)			1.4	ARMS
LX Leakage Current	EN1 = EN2 = GND			10	μA
Maximum Duty Cycle		100			%
Minimum Duty Cycle	EN1 = EN2 = BATT			17.3	%
Switching Frequency		1.8		2.2	MHz
SS Output Impedance		65		150	kΩ
SS Discharge Resistance	EN1 = EN2 = GND			200	Ω
EN Logic Input High	$V_{ABATT} > 4.2V$	1.6			V
EN_ Logic Input High	$V_{ABATT} \le 4.2V$	1.4			V

ELECTRICAL CHARACTERISTICS (continued)

(V_{BATT} = 3.6V, T_A = -40°C to +85°C, unless otherwise noted.) (Note 2)

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
EN_ Logic Input Low				0.4	V
EN_ Logic Input Current				1	μA
RESET Threshold	Percent of nominal, measured at OUT	87		93	%
RESET Timer Delay Time	From $V_{OUT} > 90\%$ to RESET = HI	170		230	ms
RESET Output Low Level	I _{SINK} = 1mA			0.2	V
RESET Internal Pullup Resistance to OUT		9		20	kΩ

Note 2: Guaranteed by design, not production tested.

Note 3: Specifications to -40°C are guaranteed by design and not production tested.





4

Typical Operating Characteristics (continued)

(V_{BATT} = 3.6V, V_{OUT} = 1.5V, EN1 = GND, EN2 = BATT, T_A = +25°C, unless otherwise noted.)













500mA/div

SOFT-START/SHUTDOWN WAVEFORMS





MAX1572

Typical Operating Characteristics (continued)

(V_{BATT} = 3.6V, V_{OUT} = 1.5V, EN1 = GND, EN2 = BATT, T_A = +25°C, unless otherwise noted.)



40µs/div

MAX1572

M/X/W

Pin Description

PIN	NAME	FUNCTION
1	RESET	Active-Low $\overline{\text{RESET}}$ Output. Open-drain output with internal 14k Ω pullup to OUT. $\overline{\text{RESET}}$ is driven LOW in shutdown.
2	SS	Soft-Start Control. Connect a capacitor from SS to GND to set the soft-start time. Use a 1000pF or larger capacitor to eliminate inrush current during startup. With greater than 10 μ F total output capacitance, increase C _{SS} to C _{OUT} /10,000 for soft-start. In shutdown, SS is discharged internally with 100 Ω to GND.
3, 5, 11	GND	Ground. Connect all ground pins to the exposed paddle.
4	OUT	Output Sense Input. Connect to the output of the regulator. In shutdown, OUT is discharged internally with $14k\Omega$ to GND.
6	EN2	Enable/Mode Control Input 2. See Table 1.
7	PGND	Power Ground. Connect to exposed paddle.
8	LX	Inductor Connection. LX is high impedance in shutdown.
9	BATT	Supply Voltage Input. Connect to a 2.6V to 5.5V source. Connect a 10µF ceramic capacitor from BATT to GND.
10	EN1	Enable/Mode Control Input 1. See Table 1.
12	ABATT	Analog Supply Input. Connect to BATT through a 10Ω resistor. Connect a 0.1µF capacitor from ABATT to GND.
	Exposed Paddle	Exposed Paddle. Connect to GND and PGND.

Table 1. Mode Select Truth Table

MODE	EN1	EN2
Shutdown	0	0
Pulse group	0	1
Pulse skip	1	0
Forced PWM	1	1

A zero represents EN_ being driven low or connected to GND. A 1 represents EN_ being driven high or connected to BATT.

Detailed Description

Figure 1 is the functional diagram.

PWM Control Scheme

The MAX1572 uses a 2MHz fixed-frequency, pulsewidth-modulated (PWM), current-mode control scheme. The heart of the current-mode PWM controller is an open-loop comparator that compares the error amp voltage-feedback signal against the sum of the amplified current-sense signal and the slope compensation ramp. At each rising edge of the internal clock, the internal high-side P-channel MOSFET turns on until the PWM comparator trips. During this on-time, current ramps up through the inductor, sourcing current to the



Figure 1. Functional Diagram

M/XI/M

7

MAX1572

MAX1572

output and storing energy in the inductor's magnetic field. The current-mode feedback system regulates the peak inductor current as a function of the output voltage error signal. Since the average inductor current is nearly the same as the peak inductor current (assuming that the inductor value is relatively high to minimize ripple current), the circuit acts as a switch-mode transconductance amplifier. This pushes the output LC filter pole, normally found in a voltage-mode PWM, to a higher frequency. To preserve inner-loop stability and eliminate inductor staircasing, an internal slope-compensation ramp is summed into the main PWM comparator. During the second half of the switching cycle (off-time), the internal high-side P-channel MOSFET turns off and the internal low-side N-channel MOSFET turns on. Now the inductor releases the stored energy as its current ramps down while still providing current to the output. The output capacitor stores charge when the inductor current exceeds the load current and discharges when the inductor current is lower, smoothing the voltage across the load. Under overload conditions, when the inductor current exceeds the current limit, the high-side MOSFET is turned off and the low-side MOSFET remains on for the remainder of the cycle to let the inductor current ramp down.

Pulse-Group Mode

Pulse-group mode is used to minimize the supply current with a light load. In pulse-group mode, the IC shuts off most internal circuitry when V_{OUT} is +0.8% above nominal regulation. When V_{OUT} drops below +0.8% of the nominal regulation voltage, the IC powers up its circuits and resumes switching.

Pulse-Skip Mode

Pulse-skip mode is also used to minimize the supply current with a light load. The difference between pulsegroup and pulse-skip modes is that when V_{OUT} rises above the +0.8% regulation point, pulse-group mode stops switching and completely turns off a number of circuits. Under the same conditions, pulse-skip mode stops switching but leaves all circuits on. The delay coming out of pulse-skip mode is shorter than with pulse-group mode. In pulse-skip mode, the output voltage ripple is lower, and the load-transient response faster. However, the quiescent current is higher than in pulse-group mode.

Forced-PWM Mode

In forced-PWM mode, the MAX1572 operates at a constant 2MHz switching frequency without pulse skipping. This is desirable in noise-sensitive applications, since the output ripple is minimized and has a predictable noise spectrum. Forced-PWM mode requires higher supply current with light loads due to constant switching.

100% Duty-Cycle Operation

The MAX1572 can operate at 100% duty cycle. In this state, the high-side P-channel MOSFET is turned on (not switching). This occurs when the input voltage is close to the output voltage. The dropout voltage is the voltage drop due to the output current across the on-resistance of the internal P-channel MOSFET ($R_{DS(ON)P}$) and the inductor resistance (R_L):

$V_{DROPOUT} = I_{OUT} \times (R_{DS(ON)P} + R_L)$

 $\mathsf{R}_{DS(ON)\mathsf{P}}$ is given in the *Electrical Characteristics* section. R_L , for a few recommended inductors, is given in Table 2.

Load-Transient Response/ Voltage Positioning

The MAX1572 uses voltage positioning that matches the load regulation to the voltage droop seen during load transients. In this way, the output voltage does not overshoot when the load is removed, which results in the total output-voltage variation being half as wide as in a conventional design. Figure 2 shows an example of a voltage-positioned and a nonvoltage-positioned load transient. Additionally, the MAX1572 uses a wide-bandwidth feedback loop to respond more quickly to a load transient than regulators using conventional integrating feedback loops.

The load line used to achieve voltage positioning is shown in Figure 3. This assumes a nominal operating point of 3.6V input at 300mA load.

MANUFACTURER	PART	VALUE (µH)	R L (mΩ)	I _{SAT} (mA)	SIZE (mm)	SHIELDED
Murata	LQH32CN	2.2	97	790	2.5 x 3.2 x 2.0	No
Sumida	CDRH3D16	2.2	50	1200	3.8 x 3.8 x 1.8	Yes
Sumida	CDRH2D11	2.2	78	780	3.2 x 3.2 x 1.2	Yes
токо	D312F	2.2	170	1200	3.6 x 3.6 x 1.2	No
TUKU	D412F	2.2	140	1330	4.8 x 4.8 x 1.2	No

Table 2. Recommended Inductors



Figure 2. Load Transient Response, With and Without Voltage Positioning

Soft-Start

Soft-start is used to prevent input-current overshoot during startup. For most applications using a 10 μ F output capacitor, connect a 1000pF capacitor from SS to GND. If a larger output capacitor is used, then use the following formula to find the value of the soft-start capacitor needed to prevent input-current overshoot:

$C_{SS} = C_{OUT} / 10^4$

During soft-start, the output voltage rises from 0 to $V_{OUT(nom)}$ with a time constant equal to C_{SS} times 100k Ω (see the *Typical Operating Characteristics*).

170ms RESET

RESET is an open-drain output with <u>an internal</u> $14k\Omega$ pullup resistor to OUT. During startup, RESET is held low until 200ms (typ) after the output voltage reaches 90% of its nominal regulation voltage. When the output voltage drops below 90% of its nominal regulation voltage, RESET pulls low again. See the *Typical Operating Characteristics* section for RESET waveforms during startup and shutdown.

Applications Information

Inductor Selection

A 2.2µH inductor with a saturation current of at least 1A is recommended for full-load (800mA) applications. For lower load currents, the inductor current rating may be reduced. For most applications, use an inductor with a current rating 1.25 times the maximum required output



Figure 3. Voltage-Positioning Load Line

current. For maximum efficiency, the inductor's DC resistance should be as low as possible. See Table 2 for recommended inductors and manufacturers.

Capacitor Selection

MAX1572

Ceramic 10μ F input and output capacitors are recommended for most applications. For output voltages below 1.5V, output capacitance should be increased to 22μ F. For best stability over a wide temperature range, use capacitors with an X5R or better dielectric.

ABATT Input Filter

In normal applications, an RC filter on ABATT keeps power-supply noise from entering the IC. Connect a 10 Ω resistor between BATT and ABATT and connect a 0.1µF capacitor from ABATT to GND.

PC Board Layout and Routing

Due to fast-switching waveforms and high-current paths, careful PC board layout is required. An evaluation kit (MAX1572EVKIT) is available to speed design.

When laying out a board, minimize trace lengths between the IC, the inductor, the input capacitor, and the output capacitor. Keep these traces short, direct, and wide. Keep noisy traces, such as the LX node trace, away from OUT. The input bypass capacitors should be placed as close to the IC as possible. Connect PGND and GND directly to the exposed paddle underneath the IC. The ground connections of the input and output capacitors should be as close together as possible.



MAX1572

Selector Guide

Chip Information

PART	Vout (V)	TOP MARK
MAX1572ETC075	0.75	AABW
MAX1572ETC130	1.30	AACW
MAX1572ETC150	1.50	AABX
MAX1572ETC180	1.80	AABY
MAX1572ETC250	2.50	AABZ
MAX1572ETCxyz	*	_

*xyz is for output voltage (e.g., MAX1572ETC165 has a 1.65V output).

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <u>www.maxim-ic.com/packages</u>.)

TRANSISTOR COUNT: 3697

PROCESS: BICMOS



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <u>www.maxim-ic.com/packages</u>.)

Г

					COMM	IN DI	MENS	SIONS						EXPD	SED	PAD	VAF	RIATI		
PKG	1	.2L 4×4	ł	1	6L 4×4		2	20L 4×4	4	2	24L 4×	4	- Ph	KG.		D2			E2	
REF.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	C	ÖDES	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	T	1244-2	1.95	2.10	2.25	1.95	2.10	2.25
A1	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	T	1644-2	1.95	2.10	2.25	1.95	2.10	2.25
A2		0.20 REF	•		0.20 REF		(0.20 REF	-		0.20 REF	-	Ti	2044-1	1.95	2.10	2.25	1.95	2.10	2.25
ю	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.18	0.23	0.30	Tá	2444-1	2.45	2.60	2.63	2.45	2.60	2.63
D	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	_							
E	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10								
e		0.80 BSC	1		0.65 BSC	•		0.50 BSC			0.50 BSC	2.								
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-								
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50								
Ν		12			16			20			24									
ND		3			4			5			6									
NE		3			4			5			6									
Jedec					WGGC			VGGD-	4		WGGD-									
		WGGB					1		•			<u> </u>								
2. AL 3. N 4. TH JE TH 5. DI FF	IMENSION LL DIMEN IS THE HE TERM ESD 95- HE ZONI IMENSION ROM TEN	NING & 7 NSIONS A TOTAL M MINAL #1 -1 SPP-(E INDICAT N b APPI RMINAL T	ARE IN IDENTIF D12. DE TED. THE LIES TO IP.	MILLIMET OF TEF FIER AND TAILS OF E TERMIN METALL	onform Ters. An Rminals. D Termin Termin Nal #1 Jzed Tef	gles ar al nume al #1 id identifie rminal a	e in d Bering Entifiei R May IND IS	5M-1994 Egrees. Conven R Are o Be Eith Measuri	I. ITION SH PTIONAL IER A M ED BETN	, BUT M IOLD OR VEEN 0.:	NFORM 1 IUST BE MARKED 25 mm	TO LOCATED V D FEATURE AND 0.30								
NOTES 1. DI 2. AL 3. N JE TH JE TH S. DI FF ON C. NI	IMENSION LL DIME IS THE HE TERN ESD 95- HE ZONI IMENSION ROM TEN D AND	NING & NSIONS A TOTAL #1 -1 SPP-(E INDICAT N & APPI RMINAL T NE REFEI	ARE IN IDENTIA D12. DE TED. THE LIES TO IP. R TO TI	MILLIMET OF TEF FIER AND TAILS OF E TERMIN METALL HE NUM	ONFORM TERS. AN RMINALS. D TERMIN NAL #1 1 JZED TEF BER OF	GLES AR AL NUME AL #1 ID DENTIFIE RMINAL A TERMINAL	e in d Bering Entifiei R May ND IS _S ON	5M-1994 Egrees. Conven R Are o Be Eith Measuri Each d	I. ITION SH PTIONAL IER A M ED BETN	, BUT M IOLD OR VEEN 0.:	NFORM 1 IUST BE MARKED 25 mm	TO LOCATED V D FEATURE AND 0.30								
NOTES 1. DI 2. AL 3. N 1. JE 1. DI 1. AL 1. DI 1. AL 1. DI 1. AL 1. DI 1. AL 1. DI 1. AL 1. DI 1. AL 1. AL 1. DI 1. DI 1. AL 1. DI 1. AL 1. DI 1. AL 1. AL 1. DI 1. AL 1.	Imension Il Dimen Is The Tern ESD 95- He Zoni Imension Rom Tei D And Epopul	NING & NSIONS A TOTAL M 1 SPP-(E INDICAT N b APPI RMINAL T NE REFEI ATION IS	ARE IN NUMBER IDENTIF 012. DE TED. THE LIES TO IP. R TO TI POSSIB	MILLIMET OF TEF FIER AND TAILS OF E TERMIN METALL HE NUMI BLE IN A	ONFORM TERS. AN RMINALS. D D TERMIN D TERMIN NAL #1 1 JZED TEF BER OF SYMMET	GLES AR AL NUME AL #1 ID IDENTIFIE RMINAL A TERMINAL RICAL F4	e in d Bering Entifiei R May ND IS LS ON Ashion.	5M-1994 Egrees. Conven R Are 0 BE Eith MEASURI EACH D	ITION SH PTIONAL IER A M ED BETN AND E	, BUT M IOLD OR VEEN 0.: SIDE RI	NFORM 1 UST BE MARKEI 25 mm ESPECTIV	TO LOCATED V D FEATURE AND 0.30		n						
NOTES DI LI 2. AL DI LI 2. AL DI LI 2. AL DI LI 1. DI FI NI 2. AL	Imensioi Ill dimei Is the He tern SD 95- He zoni Imensioi Rom tei D and Epopuli Oplanai	NING & NSIONS A TOTAL #1 -1 SPP-(E INDICAT N & APPI RMINAL T NE REFEI	ARE IN IDENTIF D12. DE TED. THE LIES TO IP. R TO TH POSSIB LIES TO	Millimet OF Ter Fier And Tails of E termin Metall He Num RLE IN A	ONFORM TERS. AN MINALS. D TERMIN TERMIN NAL #1 1 JZED TEF BER OF SYMMET (POSED 1	GLES AR AL NUME AL #1 ID IDENTIFIE RMINAL A TERMINAL RICAL F4	e in d Bering Entifiei R May ND IS LS ON Ashion.	5M-1994 Egrees. Conven R Are 0 BE Eith MEASURI EACH D	ITION SH PTIONAL IER A M ED BETN AND E	, BUT M IOLD OR VEEN 0.: SIDE RI	NFORM 1 UST BE MARKEI 25 mm ESPECTIV	TO LOCATED V D FEATURE AND 0.30		n	RY INFORM	IATION		<1		VI
NOTES DI LI 2. AL DI LI 2. AL DI LI 2. AL DI LI 1. DI FI NI 2. AL	Imensioi Ill dimei Is the He tern SD 95- He zoni Imensioi Rom tei D and Epopuli Oplanai	NING & " NSIONS A : TOTAL M IINAL #1 -1 SPP-(E INDICAT N & APPI RMINAL T NE REFEI ATION IS RITY APPI	ARE IN IDENTIF D12. DE TED. THE LIES TO IP. R TO TH POSSIB LIES TO	Millimet OF Ter Fier And Tails of E termin Metall He Num RLE IN A	ONFORM TERS. AN MINALS. D TERMIN TERMIN NAL #1 1 JZED TEF BER OF SYMMET (POSED 1	GLES AR AL NUME AL #1 ID IDENTIFIE RMINAL A TERMINAL RICAL F4	e in d Bering Entifiei R May ND IS LS ON Ashion.	5M-1994 Egrees. Conven R Are 0 BE Eith MEASURI EACH D	ITION SH PTIONAL IER A M ED BETN AND E	, BUT M IOLD OR VEEN 0.: SIDE RI	NFORM 1 UST BE MARKEI 25 mm ESPECTIV	TO LOCATED V D FEATURE AND 0.30			ACKAG 2,16,20,	E OUT 24L QF	LINE	N, 4x4x	.0.8 mn	

MAX1572

٦

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ____

© 2003 Maxim Integrated Products Printed USA MAXIM is a registered trademark of Maxim Integrated Products.

_ 11