### **General Description**

The MAX4359/MAX4360/MAX4456 low-cost video crosspoint switches are designed to reduce component count, board space, design time, and system cost. Each contains a matrix of T-switches that connect any of their four (MAX4359) or eight (MAX4360/MAX4456) video inputs to any of their buffered outputs, in any combination. Each matrix output is buffered by an internal, high-speed (250V/µs), unity-gain amplifier that is capable of driving 400 $\Omega$  and 20pF at 2.6VP-P. For applications requiring increased drive capability, buffer the MAX4359/ MAX4360/MAX4456 outputs with the MAX4395 quad, operational amplifier.

The MAX4456 has a digitally controlled 8x8 switch matrix and is a low-cost pin-for-pin compatible alternative to the popular MAX456. The MAX4359/MAX4360 are similar to the MAX4456, with the 8x8 switch matrix replaced by a 4x4 (MAX4359) or an 8x4 (MAX4360) switch matrix.

Three-state output capability and internal, programmable active loads make it feasible to parallel multiple devices to form larger switch arrays. The inputs and outputs are on opposite sides, and a quiet power supply or digital input line separates each channel, which reduces crosstalk to -70dB at 5MHz. For applications demanding better DC specifications, see the MAX456 8x8 video crosspoint switch.

#### **Applications**

High-Speed Signal Routing Video-On-Demand Systems

WR

Δ2

A1

A0

D3

D2

D1/SER OUT

D0/SER IN

OUTPUT

SELECT

INPUT

SELECT

SFRIAL

OF

LATCH

8 INPUT CHANNELS

\*\*\*\*

MAX4456

8x8 T-SWITCH

MATRIX

Video Test Equipment Video Conferencing Security Systems

750

 $A_V = +2$ 

MIXAM

MAX4395

MAXAM

MAX4395



- ♦ Eight (MAX4456) or Four (MAX4359/MAX4360) Internal Buffers 250V/µs Slew Rate Three-State Output Capability Power-Saving Disable Feature 65MHz -3dB Bandwidth
- Routes Any Input Channel to Any Output Channel
- Serial or Parallel Digital Interface
- Expandable for Larger Switch Matrices
- ♦ 80dB All-Channel Off-Isolation at 5MHz
- ♦ 70dB Single-Channel Crosstalk
- Straight-Through Pinouts Simplify Layout
- Low-Cost Pin-Compatible Alternative to MAX456 (MAX4456)

#### **Ordering Information**

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX4359EAX	-40°C to +85°C	36 SSOP	A36-2
MAX4359EWG	-40°C to +85°C	24 SO	W24-2
MAX4360EAX	-40°C to +85°C	36 SSOP	A36-2
MAX4456CPL	0°C to +70°C	40 Plastic DIP	P40-1
MAX4456CQH	0°C to +70°C	44 PLCC	Q44-1
MAX4456EPL	-40°C to +85°C	40 Plastic DIP	P40-1
MAX4456EQH	-40°C to +85°C	44 PLCC	Q44-1
Pin Configuration	e appear at and	of data shoot	

in Configurations appear at end of data sheet.

### \_ Typical Application Circuits

Maxim Integrated Products

1



#### M/XI/M

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

#### **ABSOLUTE MAXIMUM RATINGS**

Total Supply Voltage (V+ to V-)+12V Positive Supply Voltage (V+) Referred to AGND0.3V to +12V Negative Supply Voltage (V-) Referred to AGND12V to +0.3V DGND to AGND+0.3V
Buffer Short Circuit to Ground when Not Exceeding Package Power DissipationIndefinite
Analog Input Voltage $(V + + 0.3V)$ to $(V - 0.3V)$ Digital Input Voltage $(V + + 0.3V)$ to $(V - 0.3V)$ Input Current, Power On or Off
Digital Inputs±20mA Analog Inputs±50mA

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )
36-Pin SSOP (derate 11.8mW/°C above +70°C)941mW
24-Pin SO (derate 11.8mW/°C above +70°C)941mW
40-Pin Plastic DIP (derate 11.3mW/°C above +70°C)889mW
44-Pin PLCC (derate 13.3mW/°C above +70°C)1066mW
Operating Temperature Ranges
MAX4456C0°C to +70°C
MAX4E40°C to +85°C
Junction Temperature+150°C
Storage Temperature Range65°C to +150°C
Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### DC ELECTRICAL CHARACTERISTICS

 $(V + = +5V, V - = -5V, V_{LOAD} = +5V (internal load resistors on), V_{IN} = V_{AGND} = V_{DGND} = 0V, T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .)

PARAMETER	CON	DITIONS	3	MIN	ТҮР	MAX	UNITS
Operating Supply Voltage	Inferred from PSRR test		±4.5		±5.5	V	
Input Voltage Range	Inferred from swing test			-1.3		1.3	V
Veltage Cain	Internal load resistors or	Internal load resistors on. $T_A = +25^{\circ}C$			1.0	1.01	V/V
Voltage Gain	no external load, $V_{IN} = 0$	to 1V	$T_A = T_{MIN}$ to $T_{MAX}$	0.98	1.0	1.02	V/V
Putter Offect Veltage	$T_A = +25^{\circ}C$		1		±1	±15	mV
Buffer Offset Voltage	$T_A = T_{MIN}$ to $T_{MAX}$					±20	mv
Offset Voltage Drift					20		µV/°C
Supply Current, All Buffers On (no external load)	MAX4359/MAX4360	T <sub>A</sub> =	+25°C		20	32	
	IVIAA4339/IVIAA4300	T <sub>A</sub> =	T <sub>MIN</sub> to T <sub>MAX</sub>			37	mA
	MAX4456	T <sub>A</sub> =	+25°C		39	50	ША
	IVIAA4400	T <sub>A</sub> =	$T_A = T_{MIN}$ to $T_{MAX}$			65	L
Supply Current, All Buffers Off			1.6	5	mA		
Power-Supply Rejection Ratio	±4.5V to ±5.5V	50	64		dB		
Analog Input Current					±0.1	±100	nA
Output Leakage Current	Internal load resistors o	ff, all buf	fers off			±100	nA
Internal Amplifiant and Desister		T <sub>A</sub> =	+25°C	250	400	600	0
Internal Amplifier Load Resistor	$V_{LOAD} = 5V$	T <sub>A</sub> =	$T_A = T_{MIN}$ to $T_{MAX}$			765	Ω
Buffer Output Voltage Swing	Internal load resistors o	n, no ext	ernal load	±1.3			V
Digital Input Current						±1	μA
Output Impedance at DC					10		Ω
Input-Logic Low Threshold						0.8	V
Input-Logic High Threshold				2.4			V
SER OUT Output-Logic Low/High	Serial mode,	I <sub>OL</sub> =	= 0.4mA			0.4	V
SER OUT Output-Logic Low/High	$V_{SER/PAR} = 5V$	IOH =	= -0.4mA	4			V

### **AC ELECTRICAL CHARACTERISTICS**

 $(V + = +5V, V - = -5V, V_{LOAD} = +5V (internal load resistors on), V_{AGND} = V_{DGND} = 0V, T_A = +25^{\circ}C, unless otherwise noted.)$ 

PARAMETER	CONDITIONS	MIN TYP MAX	UNITS		
DYNAMIC SPECIFICATIONS			1		
Output-Buffer Slew Rate	Internal load resistors on, 10pF load	250	V/µs		
Single-Channel Crosstalk	5MHz, V <sub>IN</sub> = 2V <sub>P-P</sub> (Note 1)	70	dB		
All-Hostile Crosstalk	5MHz, $V_{IN} = 2V_{P-P}$ (Notes 1, 2)	57	dB		
All-Channel Off-Isolation	5MHz, V <sub>IN</sub> = 2V <sub>P-P</sub> (Note 1)	80	dB		
-3dB Bandwidth	10pF load, V <sub>IN</sub> = 2V <sub>P-P</sub> (Note 1)	35	MHz		
Small-Signal -3dB Bandwidth	10pF load, $V_{IN} = 100mV_{P-P}$ (Note 1)	65	MHz		
0.1dB Bandwidth	$10pF load, V_{IN} = 100mV_{P-P}$ (Note 1)	4	MHz		
Differential Phase Error	(Note 3)	1.0	degrees		
Differential Gain Error	(Note 3)	0.5	%		
Input Noise	DC to 40MHz	0.3	mV <sub>RMS</sub>		
Input Capacitance	All buffer inputs grounded	6	pF		
Buffer Input Capacitance	Input CapacitanceAdditional capacitance for each output buffer connected to channel input2				
Output Capacitance	Output buffer off	7	pF		

### SWITCHING CHARACTERISTICS

(Figure 4, V+ = +5V, V- = -5V, V<sub>LOAD</sub> = +5V (internal load resistors on),  $V_{IN}$  =  $V_{AGND}$  =  $V_{DGND}$  = 0V,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A$  = +25°C.) (Note 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Chip-Enable to Write Setup	tCE		0			ns
Write Pulse Width High	twH		80			ns
Write Pulse Width Low	twL		80			ns
Data Setup	too	Parallel mode	240			ns
	tDS	Serial mode	160			115
Data Hold	tDH		0			ns
Latch Pulse Width	tL		80			ns
Latch Delay	tD		80			ns
Switch Break-Before-Make Delay	ton - toff			15		ns
LATCH Edge to Switch Off	tOFF	LATCH on		35		ns
LATCH Edge to Switch On	ton			50		ns

Note 1: See Dynamic Test Circuits section.

**Note 2:** 3dB typical crosstalk improvement when  $R_S = 0$ .

**Note 3:** Input test signal: 3.58MHz sine wave of amplitude 40IRE superimposed on a linear ramp (0 to 100IRE). IRE is a unit of video-signal amplitude developed by the International Radio Engineers. 140IRE = 1.0V.

Note 4: Guaranteed by design.

### **Pin Description**

		PIN				
МАХ	4359	MAX4360	МАХ	4456	NAME	FUNCTION
SO	SSOP	SSOP	DIP	PLCC		
1	1	1	1	2	D1/ SER OUT	Parallel Data Bit D1 when SER/PAR = GND. Serial output for cascading multiple parts when SER/PAR = $V_{CC}$ .
2	2	2	2	3	D0/SER IN	Parallel Data Bit D0 when SER/ $\overrightarrow{PAR}$ = GND. Serial input when SER/ $\overrightarrow{PAR}$ = V <sub>CC</sub> .
3, 5	3, 5	3, 5	3, 4, 6	4, 5, 7	Α_	Output Buffer Address Lines
4, 6, 8, 10	4, 6, 8, 10	4, 6, 8, 10, 12, 14, 16, 18	5, 7, 9, 11, 13, 15, 17, 19	6, 8, 10, 13, 15, 17, 19, 21	IN_	Video Input Lines
7	7	7	8	9	LOAD	Asynchronous Control Line. When $LOAD = V_{CC}$ , all the 400 $\Omega$ internal active loads are on. When $LOAD = GND$ , external 400 $\Omega$ loads must be used. The buffers <i>must</i> have a resistive load to maintain stability.
9	9	9	10, 12	11, 14	DGND	Digital Ground. DGND pins must have the same potential and be bypassed to AGND. DGND should be within $\pm 0.3V$ of AGND.
11	11	11	14	16	EDGE/ LEVEL	When this control line is high, the 2nd-rank registers are loaded with the rising edge of LATCH. If this con- trol line is low, the 2nd-rank registers are transparent when LATCH is low, passing data directly from the 1st-rank registers to the decoders.
	12–16, 18, 22–26	22–26		1, 12, 23, 34	N.C.	No connection. Not internally connected.
12	17	17	18	20	SER/PAR	Connect to $V_{CC}$ for serial mode; connect to GND for parallel mode.
13	19, 30	19, 30	20, 34	22, 38	V-	Negative Supply. All V- pins must be connected to each other and bypassed to GND separately (Figure 2).
14	20	20	21	24	WR	In serial mode, WR (write) shifts data into the input regis- ter. In parallel mode, WR loads data into the 1st-rank registers. Data is latched on the rising edge.
15	21	21	22	25	LATCH	If EDGE/LEVEL = V <sub>CC</sub> , data is loaded from the 1st- rank registers to the 2nd-rank registers on the rising edge of LATCH. If EDGE/LEVEL = GND, data is loaded while LATCH = GND. In addition, data is loaded during the execution of parallel-mode func- tions 1011 through 1110, or if LATCH = V <sub>CC</sub> during the execution of the parallel-mode "software-latch" command (1111).

### **Pin Description (continued)**

		PIN						
МАХ	4359	MAX4360 MAX4456		NAME	FUNCTION			
SO	SSOP	SSOP	DIP	PLCC				
_	_	_	23	26	CE	Active-Low Chip Enable. WR is enabled when $\overline{CE}$ = GND and CE = V <sub>CC</sub> . WR is disabled when $\overline{CE}$ = V <sub>CC</sub> and CE = GND.		
16	27	27	24	27	CE	$\label{eq:constraint} \begin{array}{l} \mbox{Active-High Chip Enable. WR is enabled when} \\ \hline \hline \hline CE = GND \mbox{ and } CE = V_{CC}. \mbox{ WR is disabled when} \\ \hline \hline CE = V_{CC} \mbox{ and } CE = GND. \end{array}$		
17, 19, 21, 23	28, 31, 33, 35	28, 31, 33, 35	25, 27, 29, 31, 33, 35, 37, 39	28, 30, 32, 35, 37, 39, 41, 43	OUT_	Buffer Outputs. Buffer inputs are internally grounded with a 1000 or 1001 command from the D3–D0 lines.		
18	29	15, 29	28, 30, 32	31, 33, 36	AGND	Analog Ground. AGND must be at 0.0V, since the gain- setting resistors of the buffers are connected to these pins.		
20	32	32	36	40	D3	Parallel Data Bit when SER/ $\overline{PAR}$ = GND. When D3 = GND, D0–D2 specify the input channel to be con- nected to specified buffer. When D3 = V <sub>CC</sub> , D0–D2 specify control codes. D3 is not used in serial mode (SER/ $\overline{PAR}$ = V <sub>CC</sub> ).		
22	34	34	38	42	D2	Parallel Data Bit D2 when SER/ $\overline{PAR}$ = GND. Not used when SER/ $\overline{PAR}$ = V <sub>CC</sub> .		
24	36	13, 36	16, 26, 40	18, 29, 44	V+	Positive Supply. All V+ pins must be connected to each other and bypassed to AGND separately (Figure 2).		

#### **Detailed Description**

#### **Output Buffers**

The MAX4456 video crosspoint switch consists of 64 T-switches in an 8x8 grid (Figure 1). The eight matrix outputs are followed by eight wideband buffers optimized for driving  $400\Omega$  and 20pF loads. The MAX4359's core is a 4x4 switch matrix with each of its outputs followed by a wideband buffer. The MAX4360 has an 8x4 matrix and four output buffers. Each buffer has an internal active load on the output that can be readily shut off through the LOAD input (off when LOAD = 0V). The shut-off is useful when two or more crosspoints are connected in parallel to create more input channels. With more input channels, only one set of

buffers can be active and only one set of loads can be driven. When active, the buffer must have either 1) an internal load, 2) the internal load of another buffer in another MAX4359/MAX4360/MAX4456, or 3) an external load.

Each output can be disabled under logic control. When a buffer is disabled, its output enters a high-impedance state. In multichip parallel applications, the disable function prevents inactive outputs from loading lines driven by other devices. Disabling the inactive buffers reduces power consumption.

The outputs connect easily to MAX4395 quad, operational amplifiers when back-terminated 75  $\!\Omega$  coaxial cable must be driven.



Figure 1. MAX4456 Functional Diagram

#### **Power-On RESET**

The MAX4359/MAX4360/MAX4456 have an internal power-on reset (POR) circuit that remains low for 5µs after power is applied. POR also remains low if the total supply voltage is less than 4V. **The POR disables all buffer outputs at power-up**, but the switch matrix is not preset to any initial condition. The desired switch state should be programmed before the buffer outputs are enabled.

#### **Digital Interface**

The desired switch state can be loaded in a parallelinterface mode or serial-interface mode (Table 3 and Figures 4, 5, 6). All action associated with the WR line occurs on its rising edge. The same is true for the LATCH line if EDGE/LEVEL is high. Otherwise, the second-rank registers update while LATCH is low (when EDGE/LEVEL is low). WR is logically ANDed with CE and CE (when present) to allow active-high or activelow chip enable.

#### 6-Bit Parallel-Interface Mode (MAX4359/MAX4360)

In the MAX4359/MAX4360's parallel-interface mode (SER/PAR = GND), the six data bits specify an output channel (A1, A0) and the input channel to which it connects (D3–D0). This data is loaded on the rising edge of WR. The input channels are selected by codes 0000

Table 1. Parallel-Interface Mode Functions

through 0111 (D3–D0) for the MAX4360, and codes 0000 through 0011 (D3–D0) for the MAX4359. Note that the MAX4359 does not use codes 0100 through 0111. The eight codes 1000 through 1111 control other functions, as listed in Table 1.

**7-Bit Parallel-Interface Mode (MAX4456)** In the MAX4456's parallel-interface mode (SER/PAR = GND), the seven data bits specify an output channel (A2, A1, A0) and the input channel to which it connects (D3–D0). This data is loaded on the rising edge of WR. The input channels are selected by codes 0000 through 0111 (D3–D0) for the MAX4456. The remaining eight codes 1000 through 1111 control other functions, as listed in Table 1.

#### 16-Bit Serial-Interface Mode (MAX4359/MAX4360)

In serial mode (SER/PAR = V<sub>CC</sub>), all first-rank registers are loaded with data, making it unnecessary to specify an output address (A1, A0). The input data format is D3–D0, starting with OUT0 and ending with OUT3 for 16 total bits. For the MAX4360, only codes 0000 through 1010 are valid. For the MAX4359, only the codes 0000 through 0011 and codes 1000 through 1010 are valid. Code 1010 disables a buffer, while code 1001 enables it. After data is shifted into the 16bit first-rank register, it is transferred to the second rank by LATCH (Table 2), which updates the switches.

A2, A1, A0	D3–D0	FUNCTION
	0000 to 0111	Connect the buffer selected by A2–A0 (MAX4456) or A1–A0 (MAX4359/MAX4360) to the input channel selected by D3–D0.
	1000	Connect the buffer selected by A2–A0 (MAX4456) or A1–A0 (MAX4359/MAX4360) to DGND. Note, if the buffer output is on, its output is its offset voltage.
	1011	Shut off the buffer selected by A2–A0 (MAX4456) or A1–A0 (MAX4359/MAX4360) and retain 2nd-rank registers contents.
O - la ata	1100	Turn on the buffer selected by A2–A0 (MAX4456) or A1–A0 (MAX4359/MAX4360, and restore the previously connected channel.
Selects Output Buffer	1101	Turn off all buffers, and leave 2nd-rank registers unchanged.
	1110	Turn on all buffers, and restore the connected channels.
	1111	Send a pulse to the 2nd-rank registers to load them with the contents of the 1st-rank registers. When latch is held high, this "software-LATCH" command performs the same function as pulsing LATCH low.
	1001 and 1010	Do not use these codes in the parallel-interface mode. These codes are for the serial- interface mode only.
	0100 and 0111	For the MAX4359, unused codes.

32-Bit Serial-Interface Mode (MAX4456)

In serial mode (SER/PAR =  $V_{CC}$ ), all first-rank registers are loaded with data, making it unnecessary to specify an output address (A2, A1, A0). The input data format is D3–D0, starting with OUT0 and ending with OUT7 for 32 total bits. Only codes 0000 through 1010 are valid. Code 1010 disables a buffer, while code 1001 enables it. After data is shifted into the 32-bit first-rank register, it is transferred to the second rank by LATCH (Table 2), which updates the switches.

#### Table 2. Serial-Interface Mode Functions

D3–D0	FUNCTION
0000 to 0111	Connect the selected buffer to the input channel selected by D3–D0. Note that 0100 through 0111 are not valid for the MAX4359.
1000	Connect the input of the selected buffer to GND. Note: If the buffer output remains on, its input is its offset voltage.
1001	Turn on the selected buffer and connect its input to GND. Use this code to turn on buffers after power is applied. The default power-up state is all buffers disabled.
1010	Shut off the selected buffer at the speci- fied channel, and erase data stored in the 2nd rank of registers. The 2nd rank now holds the command word 1010.
1011 to 1111	Do not use these codes in the serial-inter- face mode. They inhibit the latching of the 2nd-rank registers, which prevents proper data loading.

(PDIP) with the MAX4395 guad, operational amplifiers

at the outputs to drive  $75\Omega$  loads. This application shows the MAX4456 digital-switch control interface set up in the 7-bit parallel mode. The MAX4456 uses seven data lines and two control lines (WR and LATCH). Two additional lines may be needed to control CE and LOAD when using multiple MAX4456s.

Figure 2 shows a typical application of the MAX4456

**Typical Application** 

The input/output information is presented to the chip at A2, A1, A0, and D3–D0 by a parallel printer port. The data is stored in the 1st-rank registers on the rising edge of WR. When the LATCH line goes high, the switch configuration is loaded into the 2nd-rank registers, and all eight outputs enter the new configuration at the same time. Each 7-bit word updates only one output buffer at a time. If several buffers are to be updated, the data is individually loaded into the 1st-rank registers. Then, a single LATCH pulse is used to reconfigure all channels simultaneously.

The short BASIC program in Figure 3 loads programming data into the MAX4456 from any IBM PC or compatible. It uses the computer's "LPT1" output to interface to the circuit, then automatically finds the address for LPT1 and displays a table of valid input values to be used. The program does not keep track of previous commands, but it does display the last data sent to LPT1, which is written and latched with each transmission. A similar application is possible with the MAX4359/MAX4360.

### Chip Information

MAX4359 TRANSISTOR COUNT: 2372 MAX4360 TRANSISTOR COUNT: 2372 MAX4456 TRANSISTOR COUNT: 3820

SERIAL / PARALLEL	D3	D2	D1	D0	(A2), A1, A0	COMMENT
н	Х	Х	Serial Output	Serial Input	Х	Serial Mode
L	Н	Parallel Input	Parallel Input	Parallel Input	Output Buffer Address	Parallel Mode, D0–D2 = Control Code
L	L	Parallel Input	Parallel Input	Parallel Input	Output Buffer Address	Parallel Mode, D0–D2 = Input Address

Table 3. Input/Output Line Configurations

X = Don't care, H = 5V, L = 0V() are for MAX4456 only.





Figure 2. MAX4456 (plastic DIP) Typical Application Circuit

### 

MAX4359/MAX4360/MAX4456

MAX4359/MAX4360/MAX4456



Figure 3. BASIC Program for Loading Data into the MAX4456 from a PC Using Figure 2's Circuit



### **Timing Diagrams**

Figure 4. Write Timing for Serial- and Parallel-Interface Modes



### **Timing Diagrams (continued)**



Figure 5. Parallel-Interface Mode Format (SER/ $\overline{PAR}$  = GND)

NOTES: SEE TABLE 2 FOR INPUT SEE FIGURE 4 FOR WR A		H TIMING.											
		INPUT DAT	A FOR OUTO	I	INPUT DA	TA FOR OU	T1 TO OUT6		INPUT DAT	A FOR OUT	7		
/													
	0D3	0D2	0D1	0D0	1D3	1D2		7D3	7D2	7D1	7D0		
WR							]						
LATCH ·													
2nd-RANK REGISTER D/ (EDGE/LEVEL = GI												DATA VALID	
2nd-RANK REGISTER DA (EDGE/LEVEL = V												DATA VALIE	

MAX4359/MAX4360/MAX4456

Figure 6. Serial-Mode Interface Format (SER/PAR = V<sub>CC</sub>)



Connect LOAD to +5V (internal 400 $\Omega$  loads on at all outputs).

- Note 2: Program any one input to connect to any one output. See Table 1 or 2 for programming codes.
- Note 3: Turn on the buffer at the selected output (Table 1 or 2).
- Drive the selected input with VIN, and measure VOUT at the -3dB frequency at the selected output. Note 4:
- Note 5: Program each numbered input to connect to the same numbered output (IN0 to OUT0, IN1 to OUT1, etc., for the MAX4456; also IN4 to OUT0, IN5 to OUT1, etc., for the MAX4360.) See Table 1 or 2 for programming codes.
- Note 6: Turn off all output buffers (Table 1 or 2).
- **Note 7:** Drive all inputs with VIN, and measure VOUT at any output.
- **Note 8:** Isolation (in dB) =  $20\log_{10} (V_{OUT}/V_{IN})$ .
- Note 9: Turn on all output buffers (Table 1 or 2).
- Note 10: Drive any one input with VIN, and measure VOUT at any undriven output.
- Note 11: Crosstalk (in dB) = 20log<sub>10</sub> (V<sub>OUT</sub>/V<sub>IN</sub>).
- Note 12: Drive all but one input with VIN, and measure VOUT at the undriven output.

### **Pin Configurations**



MAX4359/MAX4360/MAX4456

### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>www.maxim-ic.com/packages</u>.)



### \_Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



### \_Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



### **Revision History**

Pages changed at Rev 2: 1, 6, 8, 9, 14-17

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

#### Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

is a registered trademark of Maxim Integrated Products, Inc.

\_ 17