# 

# +2.7V to +5.5V, Low-Power, Triple, Parallel 8-Bit DAC with Rail-to-Rail Voltage Outputs

# **General Description**

The MAX5101 parallel-input, voltage-output, triple 8-bit digital-to-analog converter (DAC) operates from a single +2.7V to +5.5V supply and comes in a space-saving 16-pin TSSOP package. Internal precision buffers swing Rail-to-Rail<sup>®</sup>. For all three DACs, the internal reference voltage is tied to V<sub>DD</sub>.

The MAX5101 has separate input latches for each of its three DACs. Data is transferred to the input latches from a common 8-bit input port. The DACs are individually selected through address inputs A0 and A1 and are updated by bringing  $\overline{WR}$  low.

The MAX5101 features a 1 $\mu$ A software shutdown mode, as well as a power-on reset mode that resets all registers to code 00 hex on power-up.

# **Applications**

**Functional Diagram** 

Digital Gain and Offset Adjustment Programmable Attenuators

Portable Instruments

Power-Amp Bias Control

# Features

- +2.7V to +5.5V Single-Supply Operation
- Ultra-Low Supply Current
  0.3mA while Operating
  1µA in Software Shutdown Mode
- Ultra-Small 16-Pin TSSOP Package
- ♦ Output Buffer Amplifiers Swing Rail-to-Rail
- Power-On Reset Sets All Registers to Zero

# **Ordering Information**

PART	TEMP. RANGE	PIN- PACKAGE	INL (LSB)
MAX5101AEUE	-40°C to +85°C	16 TSSOP	±1
MAX5101BEUE	-40°C to +85°C	16 TSSOP	±2





# 

Maxim Integrated Products 1

For free samples & the latest literature: http://www.maxim-ic.com, or phone 1-800-998-8800. For small orders, phone 1-800-835-8769.

# **Pin Configuration**



# **MAX5101**

# **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to GND	0.3V to +6V
D_, A_, WR to GND	0.3V to +6V
OUT_ to GND	0.3V to V <sub>DD</sub>
Maximum Current into Any Pin	±50mA
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
16-Pin TSSOP (derate 5.7mW/°C above +70°C)	457mW

Operating Temperature Range

MAX5101_EUE	40°C to +85°C
Maximum Junction Temperature	+150°C
Storage Temperature Range	
Lead Temperature (soldering, 10sec)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = +2.7V \text{ to } +5.5V, R_L = 10k\Omega, C_L = 100pF, T_A = T_{MIN} \text{ to } T_{MAX}$ , unless otherwise noted. Typical values are at  $V_{DD} = +3V$  and  $T_A = +25^{\circ}C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
STATIC ACCURACY	1					1
Resolution					8	Bits
	INU	MAX5101A			±1	
Integral Nonlinearity (Note 1)	INL	MAX5101B			±2	LSB
Differential Nonlinearity (Note 1)	DNL	Guaranteed monotonic			±1	LSB
Zero-Code Error	ZCE	Code = 00 hex			±20	mV
Zero-Code-Error Supply Rejection		Code = 00 hex, V <sub>DD</sub> = 2.7V to 5.5V			10	mV
Zero-Code Temperature Coefficient		Code = 00 hex		±10		µV/°C
Gain Error (Note 2)		Code = F0 hex			±1	%
Gain-Error Temperature Coefficient		Code = F0 hex		±0.001		LSB/°C
DAC OUTPUTS						
Output Voltage Range		R <sub>L</sub> = ∞	0		VDD	V
DIGITAL INPUTS	l					•
Input High Voltage	VIH	V <sub>DD</sub> = 2.7V to 3.6V	2			v
Input High Voltage	VIH	V <sub>DD</sub> = 3.6V to 5.5V	3			
Input Low Voltage VIL					0.8	V
Input Current	lin	$V_{IN} = V_{DD}$ or GND			±1.0	μΑ
Input Capacitance	CIN			10		pF
DYNAMIC PERFORMANCE						
Output Voltage Slew Rate		From code 00 to code F0 hex		0.6		V/µs
Output Settling Time (Note 3)		To 1/2LSB, from code 10 to code F0 hex 6			μs	
Channel-to-Channel Isolation (Note 4)		Code 00 to code FF hex 500			nVs	
Digital Feedthrough (Note 5)	dthrough (Note 5) Code 00 to code FF hex			0.5		nVs

# **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = +2.7V \text{ to } +5.5V, \text{ R}_{L} = 10 \text{k}\Omega, \text{ C}_{L} = 100 \text{pF}, \text{ T}_{A} = \text{T}_{MIN} \text{ to T}_{MAX}$ , unless otherwise noted. Typical values are at  $V_{DD} = +3V$  and  $T_{A} = +25^{\circ}\text{C}$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Digital-to-Analog Glitch Impulse		Code 80 hex to code 7F hex		90		nVs
Wideband Amplifier Noise				60		μVrms
Shutdown Recovery Time	tSDR	To $\pm 1/2$ LSB of final value of V <sub>OUT</sub>		13		μs
Time to Shutdown	tsdn	I <sub>DD</sub> < 5μΑ		20		μs
POWER SUPPLIES			·			
Power-Supply Voltage	V <sub>DD</sub>		2.7		5.5	V
Supply Current (Note 6)	IDD			280	520	μA
Shutdown Current				1	3	μA
DIGITAL TIMING (Figure 1) (Note	e 7)					
Address to WR Setup	tas		5			ns
Address to WR Hold	tah		0			ns
Data to WR Setup	tDS		25			ns
Data to WR Hold	tDH		0			ns
WR Pulse Width	twR		20			ns

**Note 1:** Reduced digital code range (code 00 hex to code F0 hex) due to swing limitations when the output amplifier is loaded.

Note 2: Gain error is: [100 (V<sub>F0,meas</sub> - ZCE - V<sub>F0,ideal</sub>) / V<sub>DD</sub>]. Where V<sub>F0,meas</sub> is the DAC output voltage with input code F0 hex, and V<sub>F0,ideal</sub> is the ideal DAC output voltage with input code F0 hex (i.e., V<sub>DD</sub> • 240 / 256).

Note 3: Output settling time is measured from the 50% point of the falling edge of  $\overline{\text{WR}}$  to ±1/2LSB of V<sub>OUT</sub>'s final value.

**Note 4:** Channel-to-Channel Isolation is defined as the glitch energy at a DAC output in response to a full-scale step change on any other DAC output. The measured channel has a fixed code of 80 hex.

**Note 5:** Digital Feedthrough is defined as the glitch energy at any DAC output in response to a full-scale step change on all eight data inputs with WR at V<sub>DD</sub>.

**Note 6:**  $R_L = \infty$ , digital inputs at GND or V<sub>DD</sub>.

Note 7: Timing measurement reference level is  $(V_{IH} + V_{IL}) / 2$ .





Figure 1. Timing Diagram

# **Typical Operating Characteristics**

 $(V_{DD} = +3V, R_L = 10k\Omega, C_L = 100pF, code = FF hex, T_A = +25^{\circ}C, unless otherwise noted.)$ 



M/IXI/M

# **Typical Operating Characteristics (continued)**

 $(V_{DD} = +3V, R_L = 10k\Omega, C_L = 100pF, code = FF hex, T_A = +25^{\circ}C, unless otherwise noted.)$ 



 $\begin{array}{l} \mathsf{CH1} = \overline{\mathsf{WR}}, \, \mathsf{2V/div} \\ \mathsf{CH2} = \mathsf{V}_{\mathsf{OUTA}}, \, \mathsf{2V/div} \end{array}$ 

DIGITAL CODE

M/IXI/M

# **Pin Description**

PIN	NAME	FUNCTION			
1	OUTB	DAC B Voltage Output			
2	OUTA	DAC A Voltage Output			
3	V <sub>DD</sub>	Positive Supply Voltage. Bypass $V_{DD}$ to GND using a 0.1µF capacitor.			
4	WR	Write Input (active low). Use $\overline{\text{WR}}$ to load data into the DAC input latch selected by A0 and A1.			
5–12	D7-D0	Data Inputs 7–0			
13	A1	DAC Address Select Bit (MSB)			
14	A0	DAC Address Select Bit (LSB)			
15	GND	Ground			
16	OUTC	DAC C Voltage Output			

# **Detailed Description**

### **Digital-to-Analog Section**

The MAX5101 uses a matrix decoding architecture for the digital-to-analog converters (DACs). The internal reference voltage is connected to V<sub>DD</sub> and divided down by a resistor string placed in a matrix fashion. Row and column decoders select the appropriate tab from the resistor string to provide the needed analog voltages. The resistor network converts the 8-bit digital input into an equivalent analog output voltage in proportion to the supply voltage (V<sub>DD</sub>). The resistor string presents a code-independent input impedance to the supply and guarantees a monotonic output.

The voltages are buffered by rail-to-rail op amps connected in a follower configuration to provide a rail-to-rail output (see *Functional Diagram*).

### **Output Buffer Amplifiers**

The DAC outputs are internally buffered by a precision amplifier with a typical slew rate of 0.6V/µs. The typical settling time to  $\pm 1/2$ LSB at the output is 6µs when loaded with 10k $\Omega$  in parallel with 100pF.

### **DAC Reference Voltage**

The MAX5101's reference is internally tied to V<sub>DD</sub>. The output voltage (V<sub>OUT</sub>) for any DAC is represented by a digitally programmable voltage source as follows:

 $V_{OUT} = (N_B \cdot V_{DD}) / 256$ 

where  $N_{\mbox{\scriptsize B}}$  is the numeric value of the DAC binary input code.

### **Digital Inputs and Interface Logic**

In the MAX5101, address lines A0 and A1 select the DAC that receives data from D0–D7, as shown in Table 1. When  $\overline{\text{WR}}$  is low, the addressed DAC's input latch is transparent. Data is latched when  $\overline{\text{WR}}$  is high. The DAC outputs (OUTA, OUTB) represent the data held in the three 8-bit input latches. To avoid output glitches in the MAX5101, ensure that data is valid before  $\overline{\text{WR}}$  goes low.

### Low-Power Shutdown Mode

The MAX5101 features a software shutdown mode. A write performed to address A1 = H and A0 = H causes the device to shut down. A subsequent write to any of the other three addresses disables shutdown and turns the analog circuitry on. As the MAX5101 comes out of shutdown, all registers retain their digital values prior to shutdown. However, when the device powers up (i.e., VDD ramps up), all latches are internally preset with code 00 hex. In shutdown, the output amplifiers enter a high-impedance state. When bringing the device out of shutdown, allow 13µs for the output to stabilize.

### Power-Supply Bypassing and Ground Management

Digital or AC transient signals on GND can create noise at the analog output. Return GND to the highest-quality ground available. Bypass V<sub>DD</sub> with a  $0.1\mu$ F capacitor, located as close to V<sub>DD</sub> and GND as possible.

Careful PC board ground layout minimizes crosstalk between the DAC outputs and digital inputs.

# Table 1. MAX5101 Addressing Table (partial)

WR	A1	A0	OPERATION
Н	Х	Х	Input data latched
L	L	L	DAC A input latch transparent
L	L	Н	DAC A input latch transparent
L	Н	L	DAC A input latch transparent
L	Н	Н	Enter shutdown mode

H = high state, L = low state, X = don't care

# Chip Information

TRANSISTOR COUNT: 6848



### **TSSOP.EPS** DIMENSIONS 1.00 ¥ 8 8 0 MILLIME INCHE MIN. MIN. MA> MAX A A Π $\left[\right]$ .006 0.15 0.95 A٤ .033 .007 .03 0.19 b b 1.00 0.090 4.3 4.50 6.50 н EXPOSED DIE PAD ATIONS 3.15 TOP VIEW BOTTOM VIEW 8 0 8 JEDEC VARIATIONS MD-153 MILLIMETERS [NCHES Ν MIN MΑ MA 14 AB D 4.90 5.10 5.10 19 .201 16 D 16 D 4.90 .201 .201 .124 AC .193 .193 AC-EP 4.90 5.10 3.15 Х 2.85 AD 20 D 20 6.40 .252 .252 .260 6.60 SEATING PLANE AD-EF 6.40 6.60 .260 .157 .303 .378 .378 4.00 .171 .311 4.34 7.90 AE 24 D SIDE VIEW <u>END VIEW</u> 9.80 AF AF-EP 28 9.60 .386 .386 9.80 9.60 222 WITH PLATING LEAD TIP DETAIL 'Α' DETAIL BASE METAL NDTES //|/|X|//| 1. DIMENSIONS D AND E DO NOT INCLUDE FLASH. 2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED .15 mm PER SIDE. CONTROLLING DIMENSION: MILLIMETER. METTS JEDEC DUTLINE MO-153 VARIATIONS AB, AC, AD, AE, AF. DIMENSIONS X AND Y APPLY TO EXPOSED PAD (EP) VERSIONS ONLY. EXPOSED PAD FLUSH WITH BOTTOM OF PACKAGE WITHIN .002". TITLE PACKAGE DUTLINE, TSSDP, 4.40mm BDDY, 0.65mm PITCH DOCUMENT CONTROL NO. APPROVAL 1 21-0066 С

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

### \_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 1999 Maxim Integrated Products

8

Printed USA

is a registered trademark of Maxim Integrated Products.

**Package Information**