# **General Description**

The MAX514 contains four 12-bit R-2R multiplying digital-to-analog converters (DACs), each with a serial-in parallel-out shift register, a DAC register, and control logic. The MAX514's 3-wire serial interface design minimizes the number of package pins and internal level translators, so it uses less board space and dissipates less power (10mW max) than parallel-interface devices.

When used with microprocessors ( $\mu$ Ps) with a serial port, the MAX514 minimizes digital-noise feedthrough from its logic input pins to its analog output. To further reduce noise, the  $\mu$ P serial port can be used as a dedicated analog bus and kept inactive while the MAX514 is in use. Serial interfacing also simplifies opto-coupler or transformer-isolated applications.

This device uses low-tempco thin-film resistors, laser trimmed to  $\pm 1LSB$  linearity, with gain accuracy better than  $\pm 1\% LSB$ .

The MAX514 is specified with a +5V power supply. All logic inputs are TTL and CMOS compatible. It comes in space-saving 24-pin DIP and 28-pin SO packages.

### **Applications**

- Digital Offset/Gain Adjustment
- Arbitrary Waveform Generators
- Industrial Process Controls
- Automatic Test Equipment
- Motion Control Systems
- Programmable Amplifiers/Attenuators
- µP-Controlled Systems

111X111



# **Functional Diagram**

- Features
- Four 12-Bit Accurate DACs
- Fast 3-Wire Serial Interface
- Low Differential Nonlinearity: ±1/2LSB Max
- Low Integral Nonlinearity: ±1LSB Max
- ♦ Gain Accuracy to ±1½LSB Max
- ♦ Low Gain Tempco: 5ppm/°C Max
- Operates from a Single +5V Power Supply
- TTL/CMOS Compatible
- Available in 24-Pin DIP and 28-Pin SO Packages

### **Ordering Information**

PART	TEMP. RANGE	PIN-PACKAGE	DNL (LSBs)
MAX514ACNG	0 C to +70 C	24 Narrow Plastic DIP	±1/2
MAX514BCNG	0°C to +70°C	24 Narrow Plastic DIP	±1
MAX514ACW	0 C to +70 C	28 Wide SO	±1/2
MAX514BCWI	0 C to +70 C	28 Wide SO	+1
MAX514AENG ·	40 °C to +85 °C	24 Narrow Plastic DIP	±1/2
MAX514BENG -	-40 C to +85 C	24 Narrow Plastic DIP	±1
MAX514AEWI	40°C to +85°C	28 Wide SO	±1/2
MAX514BEWI	40°C to +85°C	28 Wide SO	+1

### Pin Configurations



Maxim Integrated Products 1

/ I / I / I / I is a registered trademark of Maxim Integrated Products.

ABSOLUTE MAXIMUM RATINGS (Note 1)	
Vpp to GND	1 .
VREF to GND ±25\	/
VREB to GND	/ N
Digital Input Voltage to GND	/ С
IOUTA to GND	/
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
24-Pin Narrow Plastic DIP	S
(derate 8.7mW/°C above +70°C) 696mW	V L

1

Stresses beyond those listed under "Absolute Maximum Batings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# ELECTRICAL CHARACTERISTICS

 $(V_{DD} = +5V, V_{RFF} = +10V, I_{OUT} = I_{\overline{OUTA}} = GND = 0V, T_A = T_{MIN}$  to T\_MAX. unless otherwise noted.)

SYMBOL	CONDITIONS		MIN	ΤYΡ	MAX	UNITS
N		. [	12			Bits
INL		_			± 1	LSB
DNL	Guaranteed monotonic	MAX514A			±1/2	LSB
ł		ł				
FSE	internal T <sub>A</sub> = +25 C					I SB
	RFB TA = TMIN to TMAX	ALL			±2.5	
TCFS	Using internal R <sub>FB</sub>			<u>±</u> 1	±5	ppm/ C
PSR	VDD = 4.75V to 5.25V				+0.001	i %/%
)		. 1				
ts	$T_A = +25$ C. to 1/2LSB, $I_{OUT}$ load DAC register alternately loaded all 0s	is 100 $\Omega$    13pF. with all 1s and		0.25	1	μs
Q	$V_{REF} = 0V$ , $I_{OUT}$ load is $100\Omega$    1 ter alternately loaded with all 1s	3pF, DAC regis- and all 0s		2	20	nV-s
FTÉ	$V_{REF} = \pm 10V_{p-p}$ at 10kHz. DAC with all 0s	register loadod		0.4	1	mVp-p
THD	$V_{REF} = 6V_{RMS}$ at 1kHz, DAC reg with all 1s	ister loaded		-85		dB
en	$T_A = +25$ °C. 10Hz to 100kHz, m between R <sub>FB</sub> and 1 <sub>OUT</sub>	easured		13	15	nV/vHz
	· · · · · · · · · · · · · · · · · · ·					·
RREF	VREF pin to IOUT		7	11	25	kΩ
TCR	L	_		-200		ppm/ C
		$T_A = +25 C$	_	±0.5	+5	·
LKG					±25	nA I
	· · · · · · · · · · · · · · · · · · ·	$T_A = +25^{\circ}C$		±0.5	+5	ţ
ILKG	DAC register loaded with all 1s	$T_A = T_{MIN}$ to $T_{MAX}$			±25	nA
Court	DAC register loaded with all 0s			55	80	i - pF
	DAC register loaded with all 1s			85	110	
0	DAC register loaded with all 0s			85	110	. pF
COUT2						
	N INL DNL FSE TCFS PSR Its Q FTE THD en RREF TCR	N	N	N	N12INLGuaranteed monotonicMAX514ADNLGuaranteed monotonicMAX514AFSEInternal internalTA = +25 CRFBTA = TMIN to TMAXALLTCFSUsing internal RFB±1PSRVDD = 4.75V to 5.25VIsDAC register alternately loaded with all 1s and all 0s0.25QVREF = 0V. IOUT load is 1000 I I13pF. DAC regis- ter alternately loaded with all 1s and all 0s2FTEVREF = 0V. IOUT load is 1000 I I13pF. DAC register all 0s0.4THDVREF = 6VRMS at 1kHz, DAC register loaded with all 1s.85enTA = +25 C. 10Hz to 100kHz, measured between RFB and IOUT.7RREFVHEF pin to IOUT711TCRILKGDAC register loaded with all 0sILKGDAC register loaded with all 0sDAC register loaded with all 0sILKGDAC register loaded with all 0sDAC register loaded	N12INL $\pm 1$ DNLGuaranteed monotonicMAX514A $\pm 1$ $\pm 1$ DNLGuaranteed monotonicMAX514B $\pm 1$ $\pm 1$ FSEUsing Internal $T_A = +25$ C $R_{FB}$ $T_A = +25$ CMAX514B $\pm 2.5$ $\pm 2.5$ TCFSUsing internal $R_{FB}$ $\pm 1$ $\pm 2.5$ $\pm 2.5$ TCFSUsing internal $R_{FB}$ $\pm 1$ $\pm 2.5$ $\pm 2.5$ TCFSUsing internal $R_{FB}$ $\pm 1$ $\pm 2.5$ $\pm 2.5$ TCFSUsing internal $R_{FB}$ $\pm 1$ $\pm 2.5$ $\pm 2.5$ $\pm 3.5$ $\pm 2.5$ $\pm 4.5$ $\pm 2.5$ $\pm 5.5$ $\pm 2.5$ $\pm 5.5$ $\pm 2.5$ $\pm 6.5$ $\pm 2.5$ $\pm 7.5$ $\pm 2.5$ $\pm 7.5$ $\pm 2.5$ <td< td=""></td<>

**MAX514** 

# **ELECTRICAL CHARACTERISTICS (continued)**

(VDD = +5V, VRFF = +10V, IOUT = IOUTA = GND = 0V, TA = TMIN to TMAX, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN TY	P MAX	UNITS
DIGITAL INPUTS					1
Digital Input High Voltage	VIH		2.4		V
Digital Input Low Voltage	ViL		-	0.8	v
Digital Input Leakage Current	IN	VIN = 0V or VDD		±1	μA
CLK Input Leakage Current (DIP only, pins 16, 21)	lin	$V_{IN} = 0V \text{ or } V_{DD}$		±4	μΑ
Digital Input Capacitance (Note 1)	CIN	VIN = OV or VDD		8	pF
CLK Input Capacitance (DIP only, pins 16, 21) (Note 1)	C <sub>IN</sub>	$V_{IN} = 0V \text{ or } V_{DD}$		32	рF
SWITCHING CHARACTERISTICS					
CLK Pulse Width High	tсн		90		ns
CLK Pulse Width Low	tcl		120		ns
SRI Data to CLK Setup	tos		40		ns
SRI Data to CLK Hold	t <sub>DH</sub>		80		ns
LOAD Pulse Width	tld		120	_	ns
LSB CLK to EOAD	tsL		0		ns
LOAD High to CLK	tLC		0		ns
POWER SUPPLIES					
Positive Supply Voltage	VDD	For specified performance	4.75	5.25	I V
Positive Supply Current	IDD	All digital inputs at V <sub>IL</sub> or V <sub>IH</sub> All digital inputs at 0V or V <sub>DD</sub>	20	2000 400	μA

Note 1: Guaranteed by design. not subject to test.

# **Typical Operating Characteristics**



TOTAL HARMONIC DISTORTION vs. FREQUENCY (MULTIPLYING MODE)



SUPPLY CURRENT vs. LOGIC INPUT VOLTAGE **MAX514** 



111/1×1/11

3





# **Pin Description**

24-PIN D1P	28-PIN SO	NAME	FUNCTION
1	1	VREFA	Reference Voltage Input for DACA
2	2	RFBA	Internal Feedback Resistor for DACA
3	3	IOUTA	DACA Output Current
_	4	IOUTA	DACA Inverted Current Output
4	5	VREFB	Reference Voltage Input for DACB
5	6	RFBB	Internal Feedback Resistor for DACB
6	7	OUTB	DACB Output Current
7	8	VREFC	Reference Voltage Input for DACC
8	9	RFBC	Internal Feedback Resistor for DACC
9	10	loutc	DACC Output Current
15 -	11	VREFD	Reference Voltage Input for DACD
10	12	RFBD	Internal Feedback Resistor for DACD
11	13	IOUTD	DACD Output Current
12	14	GND	Power-Supply Ground
13	15	LOADD	Load DACD Input (active low). Driving this input low transfers the contents of shift register D to DAC register D and updates analog output D.
14	16	SRID	Serial Data Input for DACD
	17	CLKD	Serial Clock Input for DACD
16, 21		CLK	Serial Clock Input for all four DACs. CLK pins are internally connected on DIP packaged parts.
17	18	LOADC	Load DACC Input (active low). Driving this input low transfers the contents of shift register C to DAC register C and updates analog output C.
18	19	SRIC	Serial Data Input for DACC
_	20	CLKC	Serial Clock Input for DACC
19	21	LOADB	Load DACB Input (active low). Driving this input low transfers the contents of shift register B to DAC registe B and updates analog output B.
20	22	SRIB	Serial Data Input for DACB
	23	CLKB	Serial Clock Input for DACB
-	24	N.C.	No Connect
	25	LOADA	Load DACA Input (active low). Driving this input low transfers the contents of shift register A to DAC registe A and updates analog output A.
22			
22 23	26	SRIA	Serial Data Input for DACA
	· · · · ·	SRIA CLKA	Serial Data Input for DACA

# **Detailed Description**

# DAC Section

The MAX514 contains four current-output digital-to-analog converters (DACs). Each DAC consists of a lasertrimmed R-2R resistor array with NMOS current switches as shown in Figure 1. Binarily weighted currents are switched to either IOUT or GND (IOUTA for DAC A), depending upon the status of each input data bit.



Figure 1. Simplified D/A Circuit for 1/4 of MAX514

Each of the current outputs (IOUT) can be converted to a voltage by adding an external output amplifier as shown in Figure 3. VREF inputs accept a wide range of signals, including fixed and time-varying voltage or current inputs. If a current source is used for the reference input, a low tempco external resistor should be used for RFB to minimize gain variation with temperature.

Each internal feedback resistor (RFB) is compensated with an NMOS switch that matches the NMOS switches used in the R-2R array. This results in excellent power-supply rejection and gain-temperature coefficient.

Figure 2 shows the write-cycle timing diagram for the MAX514. The most significant bit (MSB) is always loaded first on the rising edge of the clock (CLK). Once all data is shifted into the MAX514, each DAC register is loaded by taking the corresponding LOAD signal low. The DAC registers are transparent when their LOAD input is low, and latched when their LOAD input is high. If LOAD is taken low before the least significant bit (LSB) is shifted into the shift register, the DAC output can produce a "glitch." If this is undesirable, avoid it by delaying the LOAD signal 30ns after the rising edge of the LSB CLK edge.

**Digital Inputs and Interface Logic** 

**MAX51**4

The digital interface of the dual-in-line package (DIP) and small outline (SO) devices differs slightly. Each DAC in the SO has its own CLK input, while DACs in the DIP share a common CLK input. The common CLK input of the DIPs is located on pins 16 and 21, which are internally connected. DACs can be individually loaded by separately controlling the four LOAD inputs. Data is shifted into each DAC through its SRI pin using the common CLK input. The output voltage of each DAC is updated after its LOAD input has been exercised, while the remaining DAC outputs are unchanged.

If simultaneous updating of all four DAC outputs is desired, the LOAD inputs on DIP devices should be bussed together and driven from a common source. Simultaneous updating of the four DAC outputs on SO devices can be accomplished by bussing the four CLK inputs together and the four LOAD inputs together.

The MAX514's input buffers act as level shifters, converting TTL levels into DAC switch-drive levels. Input buffers are compatible with both TTL and 5V CMOS logic, however the power supply current (IDD) is dependent upon the input logic levels. Supply current is significantly



Figure 2. Write-Cycle Timing Diagram

reduced when logic inputs are driven as close to DGND as possible, and above 4V. This phenomenon is shown in the *Supply Current vs. Logic Input Voltage* graph in the *Typical Operating Characteristics*.

### Circuit Configurations Unipolar Operation

Figure 3 shows the basic application circuit for one-fourth of the MAX514. This circuit is used for unipolar operation or 2-quadrant multiplication. The unipolar output-code table is given in Table 1. Note that the polarity of the output voltage is the inverse of the reference voltage input (VREF).

In many applications, gain adjustment will not be necessary: The gain accuracy of the part may be sufficient, or gain may be trimmed at the reference source. In these cases, resistors R1 and R2 in Figure 3 can be omitted. When the DAC is trimmed and operated over a wide



Figure 3. Unipolar Operation for 1/4 of MAX514

	for Circ	uit of Fig	jure 3
DIC MSB	GITAL INP	UT LSB	ANALOG OUTPUT
1111	1111	1111	$-V_{REF}\left(\frac{4095}{4096}\right)$
1000	0000	0000	$-V_{REF}\left(\frac{2048}{4096}\right) = -\frac{V_{REF}}{2}$
0000	0000	0001	$-V_{\text{REF}}\left(\frac{1}{4096}\right)$
0000	0000	0000	0

#### Table 1. Unipolar Binary Code Table for Circuit of Figure 3

6

temperature range, use low tempco (<300ppm/<sup>-</sup>C) resistors for R1 and R2.

The capacitor, C1, provides phase compensation and reduces overshoot and ringing when fast amplifiers are used at the DAC outputs.

#### **Bipolar Operation**

Figure 4 shows the MAX514 operating in the bipolar, or 4-quadrant multiplying mode. A second amplifier and three matched resistors (R3, R4, and R5) are required for each DAC output. These resistors must be of the same material (preferably metal film or wire-wound) for good temperature tracking characteristics (<15ppm/C), and should match to 0.01% for 12-bit performance. The output code is offset binary and is listed in Table 2. In multiplying applications, the MSB determines output polarity while the other 11 bits control the amplitude. The MSB can be inverted in software using an exclusive-OR



Figure 4. Bipolar Operation for 1/4 of MAX514

#### Table 2. Offset Binary Code Table for Circuit of Figure 4

DIC MSB	SITAL INP	UT LSB	ANALOG OUTPUT
1111	1111	1111	$+V_{\text{REF}}\left(\frac{2047}{2048}\right)$
1000	0000	0001	$+V_{REF}\left(\frac{1}{2048}\right)$
1000	0000	0000	0
0111	1111	1111	$-V_{REF}\left(\frac{1}{2048}\right)$
0000	0000	0000	$-V_{REF}\left(\frac{2048}{2048}\right)$

able 5.	able 5. Twos Complement Code Table					
DIC MSB	GITAL INF	UT LSB	ANALOG OUTPUT			
0111	1111	1111	$+V_{\text{REF}}\left(\frac{2047}{2048}\right)$			
0000	0000	0001	$+V_{REF}\left(\frac{1}{2048}\right)$			
0000	0000	0000	0			
1111	1111	1111	$-V_{REF}\left(\frac{1}{2048}\right)$			
1000	0000	0000	$-V_{REF}\left(\frac{2048}{2048}\right)$			

#### Table 3. Twos Complement Code Table

instruction to make the MAX514 work with twos-complement coding. Table 3 shows the code relationships to output voltage for the twos-complement operation.

To adjust the circuit, load the DAC with a code of 1000 0000 0000 and trim R1 for a 0V output. With R1 and R2 omitted, an alternative zero trim is used to adjust the ratio of R3 and R4 for 0V out. Full-scale error can be trimmed by loading the DAC with all 0s or all 1s, and adjusting the amplitude of VREF or varying R5 until the desired positive or negative output is obtained. Gain adjustment will not be necessary in many applications, in which case resistors R1 and R2 in Figure 4 can be omitted. If gain trimming is desired, low tempco (<300ppm/<sup>c</sup>C) resistors should be used for R1 and R2.

#### Single-Supply Operation (Voltage Mode)

The MAX514 can be conveniently used in voltage mode with a single supply. IOUT must not be allowed to go 0.3V lower than GND or 0.3V higher than VDD. Otherwise, internal protection diodes may turn on, causing high current flow and possible damage to the device.

Figure 5 shows the MAX514 connected as a voltage-output DAC. IOUT is connected to the reference voltage source and GND is grounded (IOUTA, on the SO package, should also be grounded). The DAC output now appears at the VREF pin, which has a constant impedance equal to the reference input resistance (typically 11k $\Omega$ ). This output should be buffered with an op amp when lower output impedance is required. The RFB pin is not used in this mode.

The input impedance of the reference input (IOUT) for this mode is code dependent, and the circuit response time

111/1×1/11



Figure 5. Single-Supply Operation for 1/4 of MAX514 Using Voltage Switching Mode

depends on the reference source's behavior with changing load conditions.

Since a negative reference is not required for a positive output when operating in voltage mode, the complete circuit can be powered from a single supply. Note that, when operating in voltage mode, the reference input (IOUT) must always be positive and is limited to no more than 2.5V when VDD is 15V. If the reference voltage is greater than 2.5V or VDD is reduced, resistance mismatches in the DAC's internal NMOS switches result in degraded integral nonlinearity (INL) and differential nonlinearity (DNL).

The unipolar and bipolar circuits in Figures 3 and 4 can all be converted to voltage output mode.

# **Applications Information**

#### **Output Amplifier Offset**

For best linearity, IOUT, IOUTA, and GND should be terminated at exactly 0V. In most applications, IOUT is connected to the summing junction of an inverting op amp. The amplifier's input offset voltage can degrade the DAC's linearity by causing IOUT to be terminated to a non-zero voltage. The resulting error is:

### Error Voltage = Vos (1 + RFB / RO)

where Vos is the op amp's offset voltage and Ro is the output resistance of the DAC. Ro is a function of the digital input code, and varies from approximately 11k $\Omega$  to 33k $\Omega$ . The error voltage range is then typically 4/3Vos to 2Vos, a change of 2/3Vos. An amplifier with 3mV of offset, therefore, degrades linearity by 2mV almost a full LSB when a 10V reference voltage is used. For best linearity, amplifiers with low offset voltage (such as the MAX400) should be used as output amplifiers for the MAX514. A good rule of thumb is that Vos should be no more than 1/10LSB.

The output-amplifier input bias current (IB) can also limit performance since IB x RFB generates an offset error. IB should, therefore, be much less than the DAC output

current for 1LSB, which is typically 250nA with a 10V reference voltage. One-tenth of this value, 25nA, is recommended. Offset and linearity can also be impaired if the output amplifier noninverting input is grounded through a "bias-current compensation resistor." This resistor adds to the offset at this pin and should not be used. Best performance is obtained when the noninverting input is directly connected to GND.

#### **Dynamic Considerations**

In static or DC applications, the AC characteristics of the output amplifier are not critical. In higher speed applications, where either the reference input is an AC signal or the DAC output must quickly settle to a new programmed value, the AC parameters of the output op amp must be considered.

Another error source in dynamic applications is parasitic signal coupling from the VREF inputs to IOUT. This coupling is primarilly a function of board layout and lead-to-lead package capacitance. Noise signals can also be injected into the DAC outputs when the digital inputs are switched. This digital feedthrough is usually dependent upon the circuit-board layout and on-chip capacitive coupling. Guard traces between the digital input, VREF inputs, and IOUT pins minimize layout-induced feed-through. Each DAC output follows the digital inputs when the corresponding LOAD pin is low. In this state, invalid outputs and voltage glitches can appear at the DAC outputs. Keeping the LOAD inputs high until all of the data is shifted into the DAC eliminates this problem.

#### Compensation

A compensation capacitor, C1, may be required when the DAC is used with a high-speed output amplifier. The purpose of the capacitor is to cancel the pole formed by the DAC output capacitance, COUT, and the internal feedback resistor, RFB. The value of this capacitor depends on the type of op amp used, but it typically ranges from 10pF to 33pF. Too small a value causes output ringing, while excessive capacitance overdamps the output. The size of C1 can be minimized and the output voltage settling time improved by keeping the circuit-board trace and stray capacitance at IOUT at low as possible.

The capacitance at each IOUT pin (COUT) is code dependent and is typically 55pF with all switches connected to GND, and 85pF with all switches connected to IOUT.

#### Grounding and Bypassing

Since IOUT and the noninverting input of the output amplifier are sensitive to offset voltages, nodes that are to be grounded should be connected directly to a "single point" ground through a separate, low-resistance (less than  $0.2\Omega$ ) connection. The current at IOUT and GND varies with input code, creating a code-dependent error

if these terminals are connected to GND (or a "virtual ground") through a resistive path.

A 1 $\mu$ F bypass capacitor, in parallel with a 0.01 $\mu$ F ceramic capacitor, should be connected across the DAC V<sub>DD</sub> and GND as close to the pins as possible.

The MAX514 has high-impedance digital inputs. To minimize noise pick-up and prevent static charge accumulation if the pins are left floating (such as when a circuit card is left unconnected), they should be tied to either VDD or GND through high-value resistors ( $1M\Omega$ ).

# Pin Configurations (continued)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600

© 1991 Maxim Integrated Products

8

Printed USA