

General Description

The MAX6301/MAX6302/MAX6303/MAX6304* lowpower microprocessor (µP) supervisory circuits provide maximum adjustability for reset and watchdog functions. The reset threshold can be adjusted to any voltage above 1.22V, using external resistors. In addition, the reset and watchdog timeout periods are adjustable using external capacitors. A watchdog select pin extends the watchdog timeout period to 500x. The reset function features immunity to power-supply transients.

These four devices differ only in the structure of their reset outputs (see Selector Guide). The MAX6301-MAX6304 are available in the space-saving 8-pin µMAX package, as well as 8-pin DIP/SO.

Applications


Embedded Controllers Medical Equipment Intelligent Instruments Critical µP Monitoring Portable Equipment Set-Top Boxes Battery-Powered Computers

Computers/Controllers

Selector Guide

FEATURE	MAX6301	MAX6302	MAX6303	MAX6304
Active-Low Reset	1	_	✓	_
Active-High Reset	_	✓	_	✓
Open-Drain Reset Output	1	✓	_	_
Push/Pull Reset Output	_	_	1	✓
Pins-Package	8-DIP/SO/ μMAX	8-DIP/SO/ µMAX	8-DIP/SO/ μMAX	8-DIP/SO/ µMAX

Pin Configuration



Patents pending

Features


- ♦ Adjustable Reset Threshold
- ♦ Adjustable Reset Timeout
- ♦ Adjustable Watchdog Timeout
- ♦ 500x Watchdog Timeout Multiplier
- ♦ 4µA Supply Current
- **♦ RESET or RESET Output Options**
- ♦ Push/Pull or Open-Drain Output Options
- **♦** Guaranteed RESET Asserted At or Above $V_{CC} = 1V (MAX6301/MAX6303)$
- Power-Supply Transient Immunity
- Watchdog Function Can Be Disabled
- ♦ DIP/SO/µMAX Packages Available

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX6301CPA	0°C to +70°C	8 Plastic DIP
MAX6301CSA	0°C to +70°C	8 SO
MAX6301CUA	0°C to +70°C	8 µMAX
MAX6301EPA	-40°C to +85°C	8 Plastic DIP
MAX6301ESA	-40°C to +85°C	8 SO

Ordering Information continued at end of data sheet.

Typical Operating Circuit



ABSOLUTE MAXIMUM RATINGS

VCC	D.3V) Plastic DIP (d 7.0V SO (derate 5. µMAX (derate 7.0V Operating Temp D.3V) MAX630_C_A MAX630_E_A 0mA Storage Temper	er Dissipation (T _A = +70°C) erate 9.09mW/°C above +70°C)
RESET, RESET±	0mA	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +2V \text{ to } +5.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } V_{CC} = +5V \text{ and } T_A = +25^{\circ}C.)$

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
0 " " " "	V _{CC}	MAX6301C/MAX6303C		1.00		5.50	
Operating Voltage Range (Note 1)		MAX6301E/MAX6303E		1.20		5.50	V
(Note 1)		MAX6302/MAX6304		1.31		5.50	
Supply Current (Note 2)	Icc	No load			4.0	7.0	μΑ
RESET TIMER				•			
Poset Input Throshold Voltage		V _{RESET IN} falling, V _{CC} = 5.0V		1.195	1.220	1.245	V
Reset Input Threshold Voltage	V _{TH}	V _{RESET IN} ri	sing, V _{CC} = 5.0V		1.240	1.265	V
Reset Input Hysteresis	V _H YST				20		mV
Reset Input Leakage Current	I _{RESET IN}				±0.01	±1	nA
Book O. Louis Welling and Park	V _{OH}	V _{CC} ≥ 4.5V, I _{SOURCE} = 0.8mA		V _C C - 0.4			
Reset Output Voltage High (MAX6302/MAX6303/MAX6304)		V _{CC} = 2V, I _{SOURCE} = 0.4mA			VCC - 0.4		V
(IVII VICESCE/IVII VICESCE/IVII VICESCE I)		MAX6302/MAX6304, $V_{CC} = 1.31V$, $R_L = 10k\Omega$		V _{CC} - 0.3			
	V _{OL} M _A	V _{CC} ≥ 4.5V, I _{SINK} = 3.2mA				0.4	
		V _{CC} = 2V, I _{SINK} = 1.6mA				0.4	
Reset Output Voltage Low (MAX6301/MAX6303/MAX6304)		V _{OL} MAX6301/ MAX6303	$V_{CC} = 1V$, $I_{SINK} = 50\mu A$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$			0.3	V
			$V_{CC} = 1.2V$, $I_{SINK} = 100\mu A$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$			0.3	
V _{CC} to Reset Delay	t _{RD}	V _{CC} falling at 1mV/μs			63		μs
Reset Input Pulse Width	t _{RI}	Comparator overdrive = 50mV			26		μs
Reset Timeout Period (Note 3)	t _{RP}	C _{SRT} = 1500pF		2.8	4.0	5.2	ms
Reset Output Leakage Current		MAX6301, V RESET = VCC				±1	μA
Neset Output Leakage Culletti		MAX6302, \	MAX6302, V _{RESET} = GND			±1	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +2V \text{ to } +5.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $V_{CC} = +5V$ and $T_A = +25^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
WATCHDOG TIMER	<u>'</u>		-1				
WDI, WDS Input Threshold	VIH		0.7V _{CC}			V	
WDI, WD3 IIIput Miesnoid	V _{IL}				0.3V _{CC}]	
WDI Pulse Width	turo	V _{CC} = 4.5V to 5.5V	30			ns	
WDI Puise Width	twp	V _{CC} = 2V to 4.5V	60			115	
WDI, WDS Leakage Current		Extended mode disabled			±1	μΑ	
WDI Sink/Source Current (Note 4)		Extended mode enabled		±70		μΑ	
Watchdog Timeout Period	twp	WDS = GND, C _{SWT} = 1500pF	2.8	4.0	5.2	ms	
(Note 3)	IWD	WDS = V _{CC} , C _{SWT} = 1500pF	1.4	2.0	2.6	sec	

Note 1: Reset is guaranteed valid from the selected reset threshold voltage down to the minimum V_{CC}.


Note 2: VDS = V_{CC}, WDI unconnected

Note 3: Precision timing currents of 500nA are present at both the SRT and SWT pins. Timing capacitors connected to these nodes must have low leakage consistent with these currents to prevent timing errors.

Note 4: The sink/source is supplied through a resistor, and is proportional to V_{CC} (Figure 8). At V_{CC} = 2V, it is typically ±24µA.


_Typical Operating Characteristics


(C_{SWT} = C_{SRT} = 1500pF, $T_A = +25$ °C, unless otherwise noted.)





Typical Operating Characteristics (continued)


 $(C_{SWT} = C_{SRT} = 1500pF, T_A = +25^{\circ}C, unless otherwise noted.)$

















Pin Description

PIN	NAME	FUNCTION		
1	RESET IN	Reset Input. High-impedance input to the reset comparator. Connect this pin to the center point of an external resistor voltage-divider network to set the reset threshold voltage. The reset threshold voltage is calculated as follows: V _{RST} = 1.22 x (R1 + R2) / R2 (see <i>Typical Operating Circuit</i>).		
2	GND	Ground		
3	SRT	Set Reset-Timeout Input. Connect a capacitor between this input and ground to select the reset timeout period (t_{RS}). Determine the period as follows: $t_{RP} = 2.67 \times C_{SRT}$, with t_{CSRT} in pF and t_{RP} in t_{RP} in t_{RP} (see Typical Operating Circuit).		
4	SWT	Set Watchdog-Timeout Input. Connect a capacitor between this input and ground to select the basic watchdog timeout period (twp). Determine the period as follows: twp = 2.67 x Cswt, with Cswt in pF and twp in µs. The watchdog function can be disabled by connecting this pin to ground.		
5	WDS	Watchdog-Select Input. This input selects the watchdog mode. Connect to ground to select normal mode and the basic watchdog timeout period. Connect to V _{CC} to select extended mode, multiplying the basic timeout period by a factor of 500. A change in the state of this pin resets the watchdog timer to zero.		
6	WDI	timeout period, or a reset pulse v determine the watchdog timeout occurs on WDI or WDS. The watch deasserts. In the extended watch	g transition must occur on this input within the selected watchdog will occur. The capacitor value selected for SWT and the state of WDS period. The watchdog timer clears and restarts when a transition chdog timer is cleared when reset is asserted and restarted after reset and mode (WDS = VCC), the watchdog function can be disabled by lriver or by leaving WDI unconnected.	
	RESET	Open-Drain, Active-Low Reset Output (MAX6301)	$\begin{tabular}{ll} \hline RESET changes from high to low whenever the monitored voltage \\ (V_{IN}) drops below the selected reset threshold (V_{RST}). \hline RESET \\ remains low as long as V_{IN} is below V_{RST}. Once V_{IN} exceeds V_{RST}, \\ \hline \end{tabular}$	
7	(MAX6301/3)	Push/Pull, Active-Low Reset Output (MAX6303)	RESET remains low for the reset timeout period and then goes high. The watchdog timer triggers a reset pulse (trp) whenever the watchdog timeout period (twp) is exceeded.	
RE	RESET	Open-Drain, Active-High Reset Output (MAX6302)	RESET changes from low to high whenever the monitored voltage (V _{IN}) drops below the selected reset threshold (V _{RST}). RESET remains high as long as V _{IN} is below V _{RST} . Once V _{IN} exceeds V _{RST} ,	
	(MAX6302/4)	Push/Pull, Active-High Reset Output (MAX6304)	RESET remains high for the reset timeout period and then goes low. The watchdog timer triggers a reset pulse (t _{RP}) whenever the watch dog timeout period (t _{WD}) is exceeded.	
8	Vcc	Supply Voltage		

Detailed Description

Reset Function/Output

The reset output is typically connected to the reset input of a microprocessor (μ P). A μ P's reset input starts or restarts the μ P in a known state. The MAX6301–MAX6304 μ P supervisory circuits provide the reset logic to prevent code-execution errors during power-up, power-down, and brownout conditions (see *Typical Operating Circuit*).

For the MAX6301/MAX6303, $\overline{\text{RESET}}$ changes from high to low whenever the monitored voltage (V_{IN}) drops below the reset threshold voltage (V_{RST}). $\overline{\text{RESET}}$ remains low as long as V_{IN} is below V_{RST}. Once V_{IN} exceeds V_{RST}, $\overline{\text{RESET}}$ remains low for the reset timeout period, then goes high. When a reset is asserted due to a watchdog timeout condition, $\overline{\text{RESET}}$ stays low for the reset timeout period. Anytime reset asserts, the watchdog timer clears. At the end of the reset timeout period, $\overline{\text{RESET}}$ goes high and the watchdog timer is restarted from zero. If the watchdog timeout period is exceeded again, then $\overline{\text{RESET}}$ goes low again. This cycle continues unless WDI receives a transition.

On power-up, once V_{CC} reaches 1V, $\overline{\text{RESET}}$ is guaranteed to be a logic low. For information about applications where V_{CC} is less than 1V, see the section Ensuring a Valid $\overline{\text{RESET}}/\text{RESET}$ Output Down to V_{CC} = OV (MAX6303/MAX6304). As V_{CC} rises, $\overline{\text{RESET}}$ remains low. When V_{IN} rises above V_{RST}, the reset timer starts and $\overline{\text{RESET}}$ remains low. When the reset timeout period ends, $\overline{\text{RESET}}$ goes high.

On power-down, once V_{IN} goes below V_{RST} , \overline{RESET} goes low and is guaranteed to be low until V_{CC} droops below 1V. For information about applications where V_{CC} is less than 1V, see the section *Ensuring a Valid RESET/RESET Output Down to V_{CC} = OV (MAX6303/MAX6304)*.

The MAX6302/MAX6304 active-high RESET output is the inverse of the MAX6301/MAX6303 active-low RESET output, and is guaranteed valid for V_{CC} > 1.31V.

Reset Threshold

These supervisors monitor the voltage on RESET IN. The MAX6301–MAX6304 have an adjustable reset threshold voltage (V_{RST}) set with an external resistor voltage divider (Figure 1). Use the following formula to calculate V_{RST} (the point at which the monitored voltage triggers a reset):

$$V_{RST} = \frac{V_{TH} \times (R1 + R2)}{R2} (V)$$

where V_{RST} is the desired reset threshold voltage and V_{TH} is the reset input threshold (1.22V). Resistors R1 and




Figure 1. Calculating the Reset Threshold Voltage (V_{RST})

R2 can have very high values to minimize current consumption. Set R2 to some conveniently high value (1M Ω , for example) and calculate R1 based on the desired reset threshold voltage, using the following formula:

$$R1 = R2 \times \left(\frac{VRST}{V_{TH}} - 1\right) \left(\Omega\right)$$

Watchdog Timer

The watchdog circuit monitors the μ P's activity. If the μ P does not toggle the watchdog input (WDI) within t_{WD} (user selected), reset asserts. The internal watchdog timer is cleared by reset, by a transition at WDI (which can detect pulses as short as 30ns), or by a transition at WDS. The watchdog timer remains cleared while reset is asserted; as soon as reset is released, the timer starts counting (Figure 2).

The MAX6301–MAX6304 feature two modes of watch-dog timer operation: normal mode and extended mode. In normal mode (WDS = GND), the watchdog timeout period is determined by the value of the capacitor connected between SWT and ground (see the section Selecting the Reset and Watchdog Timeout Capacitor). In extended mode (WDS = VCC), the watchdog timeout period is multiplied by 500. For example, in the extended mode, a 1µF capacitor gives a watchdog timeout period of 22 minutes (see the graph Extended-Mode Watchdog Timeout Period vs. CSWT in the Typical Operating Characteristics).

In extended mode, the watchdog function can be disabled by leaving WDI unconnected or by three-stating the driver connected to WDI. In this mode, the watchdog input is internally driven low during the watchdog




Figure 2a. Watchdog Timing Diagram, WDS = GND




Figure 2b. Watchdog Timing Diagram, WDS = VCC

timeout period, then momentarily pulses high, resetting the watchdog counter. When WDI is left unconnected, the watchdog timer is cleared by this internal driver just before the timeout period is reached (the internal driver pulls WDI high at about 94% of t_{WD}). When WDI is three-stated, the maximum allowable leakage current of the device driving WDI is $10\mu A$.

In normal mode (WDS = GND), the watchdog timer cannot be disabled by three-stating WDI. WDI is a high-impedance input in this mode. Do not leave WDI unconnected in normal mode.




Figure 3. Calculating the Reset (C_{SRT}) and Watchdog (C_{SWT}) Timeout Capacitor Values




Figure 4. Monitoring a Voltage Other than VCC




Figure 5. Wake-Up Timer

Applications Information

Selecting the Reset and Watchdog Timeout Capacitor

The reset timeout period is adjustable to accommodate a variety of μP applications. Adjust the reset timeout period (tRS) by connecting a specific value capacitor (CSRT) between SRT and ground (Figure 3). Calculate the reset timeout capacitor as follows:

$$CSRT = t_{RP}/2.67$$

with C_{SRT} in pF and t_{RP} in µs. C_{SRT} must be a low-leak-age (<10nA) type capacitor. Ceramic is recommended.

The watchdog timeout period is adjustable to accommodate a variety of μP applications. With this feature, the watchdog timeout can be optimized for software execution. The programmer can determine how often the watchdog timer should be serviced. Adjust the watchdog timeout period (twD) by connecting a specific value capacitor (CsWT) between SWT and ground (Figure 3). For normal-mode operation, calculate the watchdog timeout capacitor as follows:

$$C_{SWT} = t_{WD} / 2.67$$

where C_{SWT} is in pF and t_{WD} is in μs . C_{SRT} must be a low leakage (<10nA) type capacitor. Ceramic is recommended.

Monitoring Voltages Other than V_{CC} The Typical Operating Circuit monitors V_{CC} . However, monitoring other voltages is simple, and Figure 4 shows a circuit that accomplishes this. Calculate V_{RST} as shown in the Reset Threshold section.

Wake-Up Timer

In some applications, it is advantageous to put a μP into sleep mode, periodically "wake it up" to perform checks and/or tasks, then put it back into sleep mode. The MAX6301 family supervisors can easily accommodate this technique. Figure 5 illustrates an example using the MAX6302 and an 80C51.

In Figure 5, just before the μ C puts itself into sleep mode, it pulls WDS high. The μ C's I/O pins maintain their logic levels while in sleep mode and WDS remains high. This places the MAX6302 in extended mode, increasing the watchdog timeout 500 times. When the watchdog timeout period ends, a reset is applied on the 80C51, "waking it up" to perform tasks. While the μ P is performing tasks, the 80C51 pulls WDS low (selecting normal mode), and the MAX6302 monitors the μ P for hang-ups. When the μ P finishes its tasks, it puts itself back into sleep mode, drives WDS high, and starts the cycle over again. This is a power-saving technique, since the μ P is operating only part of the time and the MAX6302 has very low quiescent current.

Adding a Manual Reset Function

A manual reset option can easily be implemented by connecting a normally open momentary switch in parallel with R2 (Figure 6). When the switch is closed, the voltage on RESET IN goes to zero, initiating a reset. When the switch is released, reset remains asserted for the reset timeout period and then is cleared. The pushbutton switch is effectively debounced by the reset timer.




Figure 6. Adding a Manual Reset Function

RESET TO OTHER SYSTEM COMPONENTS VCC PP AAXIM MAX6301 VCC O.1µF RESET RESET RESET RESET RESET

Figure 7. Interfacing to μPs with Bidirectional Reset I/O Pins

Interfacing to µPs with Bidirectional Reset Pins

Since RESET is open-drain, the MAX6301 interfaces easily with μPs that have bidirectional reset pins, such as the Motorola 68HC11 (Figure 7). Connecting RESET directly to the μP 's reset pin with a single pull-up allows either device to assert reset.

Negative-Going V_{CC} Transients

In addition to issuing a reset to the μP during power-up, power-down, and brownout conditions, these supervisors are relatively immune to short-duration negative-going transients (glitches). The graph Maximum Transient Duration vs. Reset Threshold Overdrive in the *Typical Operating Characteristics* shows this relationship.

The area below the curves of the graph is the region in which these devices typically do not generate a reset pulse. This graph was generated using a negative-going pulse applied to $V_{\rm IN}$, starting above the actual reset threshold ($V_{\rm RST}$) and ending below it by the magnitude indicated (reset-threshold overdrive). As the magnitude of the transient increases (farther below the reset threshold), the maximum allowable pulse width decreases. Typically, a $V_{\rm CC}$ transient that goes 100mV below the reset threshold and lasts 50µs or less will not cause a reset pulse to be issued.

Watchdog Input Current

Extended Mode

In extended mode (WDS = V_{CC}), the WDI input is internally driven through a buffer and series resistor from the watchdog counter (Figure 8). When WDI is left unconnected, the watchdog timer is serviced within the




Figure 8. Watchdog Input Structure

watchdog timeout period by a very brief low-high-low pulse from the counter chain. For minimum watchdog input current (minimum overall power consumption), leave WDI low for the majority of the watchdog timeout period, pulsing it low-high-low (>30ns) once within the period to reset the watchdog timer. If instead WDI is externally driven high for the majority of the timeout period, typically 70µA can flow into WDI.

Normal Mode

In normal mode (WDS = GND), the internal buffer that drives WDI is disabled. In this mode, WDI is a standard CMOS input and leakage current is typically 100pA, regardless of whether WDI is high or low.




Figure 9. Ensuring \overline{RESET} Valid to $V_{CC} = 0V$

MAX6304
VCC
RESET
GND
L
GND
L
GND

Figure 10. Ensuring RESET Valid to $V_{CC} = 0V$

Ensuring a Valid **RESET**/RESET Output Down to $V_{CC} = OV$ (MAX6303/MAX6304) When V_{CC} falls below 1V, RESET/RESET current sinking (sourcing) capabilities decline drastically. In the case of the MAX6303, high-impedance CMOS-logic inputs connected to RESET can drift to undetermined voltages. This presents no problem in most applications, since most μ Ps and other circuitry do not operate with V_{CC} below 1V.

In those applications where \overline{RESET} must be valid down to 0V, adding a pull-down resistor between \overline{RESET} and ground sinks any stray leakage currents, holding \overline{RESET} low (Figure 9). The value of the pull-down resistor is not critical; $100k\Omega$ is large enough not to load \overline{RESET} and small enough to pull \overline{RESET} to ground. For applications using the MAX6304, a $100k\Omega$ pull-up resistor between RESET and VCC will hold RESET high when VCC falls below 1V (Figure 10).

Watchdog-Software Considerations To help the watchdog timer monitor software execution more closely, set and reset the watchdog input at different points in the program, rather than "pulsing" the watchdog input high-low-high or low-high-low. This technique avoids a "stuck" loop in which the watchdog timer would continue to be reset within the loop, keep-

Figure 11 shows an example of a flow diagram where the I/O driving the watchdog input is set high at the beginning of the program, set low at the beginning of every subroutine or loop, then set high again when the program returns to the beginning. If the program should "hang" in any subroutine the problem would quickly be

ing the watchdog from timing out.




Figure 11. Watchdog Flow Diagram

corrected, since the I/O is continually set low and the watchdog timer is allowed to time out, causing a reset or interrupt to be issued. When using extended mode, as described in the *Watchdog Input Current* section, this scheme does result in higher average WDI input current than does the method of leaving WDI low for the majority of the timeout period and periodically pulsing it low-high-low.

Layout Considerations

SRT and SWT are precision current sources. When developing the layout for the application, be careful to minimize board capacitance and leakage currents around these pins. Traces connected to these pins should be kept as short as possible. Traces carrying high-speed digital signals and traces with large voltage potentials should be routed as far from these pins as possible. Leakage currents and stray capacitance (e.g., a scope probe) at these pins could cause errors in the reset and/or watchdog timeout period. When evaluating these parts, use clean prototype boards to ensure accurate reset and watchdog timeout periods.

RESET IN is a high-impedance input which is typically driven by a high-impedance resistor-divider network (e.g., $1M\Omega$ to $10M\Omega$). Minimize coupling to transient signals by keeping the connections to this input short. Any DC leakage current at RESET IN (e.g., a scope probe) causes errors in the programmed reset threshold. Note that sensitive pins are located on the GND side of the device, away from the digital I/O, to simplify board layout.

_Ordering Information (continued)


PART	TEMP. RANGE	PIN-PACKAGE
MAX6302CPA	0°C to +70°C	8 Plastic DIP
MAX6302CSA	0°C to +70°C	8 SO
MAX6302CUA	0°C to +70°C	8 µMAX
MAX6302EPA	-40°C to +85°C	8 Plastic DIP
MAX6302ESA	-40°C to +85°C	8 SO
MAX6303CPA	0°C to +70°C	8 Plastic DIP
MAX6303CSA	0°C to +70°C	8 SO
MAX6303CUA	0°C to +70°C	8 µMAX
MAX6303EPA	-40°C to +85°C	8 Plastic DIP
MAX6303ESA	-40°C to +85°C	8 SO
MAX6304CPA	0°C to +70°C	8 Plastic DIP
MAX6304CSA	0°C to +70°C	8 SO
MAX6304CUA	0°C to +70°C	8 µMAX
MAX6304EPA	-40°C to +85°C	8 Plastic DIP
MAX6304ESA	-40°C to +85°C	8 SO


_____Chip Information

TRANSISTOR COUNT: 580

Package Information

6°





Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600_ 12