

MAX722/MAX723

Features

- ◆ Low 0.9V to 5.5V Battery Input Range
- ◆ Unregulated 7V to 20V DC Input Range
- ◆ Dual Regulated Outputs
 - Main Output: 3.3V/5V
 - Auxiliary Output: 0V to -100V
- ◆ 87% Efficiency at 200mA
- ◆ Efficient PRAM Keep-Alive: 80% at 1mA
- ◆ 8W/in³ Power Density
- ◆ 60μA Quiescent Current
- ◆ 20μA Shutdown Mode with VREF Alive
- ◆ 500kHz Maximum Switching Frequency
- ◆ ±1.5% VREF Tolerance (Over Temp.)
- ◆ Detect Output Power Failures
- ◆ 16-Pin Narrow SO Packages

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX722CSE	0°C to +70°C	16 Narrow SO
MAX722C/D	0°C to +70°C	16 Dice*
MAX722ESE	-40°C to +85°C	16 Narrow SO
MAX723CSE	0°C to +70°C	16 Narrow SO
MAX723C/D	0°C to +70°C	16 Dice*
MAX723ESE	-40°C to +85°C	16 Narrow SO
MAX722EVKIT-SO	0°C to +70°C	Evaluation Kit-Surface Mount

*Contact factory for dice specifications.

Typical Operating Circuit

The diagram shows the MAX7224 chip with the following connections:

- V₊**: Connected to a 22μH inductor, which is connected to the MAIN OUTPUT.
- CS₊**: Connected to a resistor, which is connected to the DH1 pin.
- CS₋**: Connected to a resistor, which is connected to the DLOW pin.
- DH1**: Connected to a resistor, which is connected to the DH pin.
- DLOW**: Connected to a resistor, which is connected to the D pin.
- FBN**: Connected to a resistor, which is connected to the FB pin.
- VREF**: Connected to a resistor, which is connected to the V pin.
- FB3**: Connected to the FB pin.
- LIN**: Connected to the LIN pin.
- UNREGULATED DC SOURCE (WALL ADAPTOR)**: Connected to the FB pin.
- CONTROL INPUTS (3)**: Connected to the PFO pin.
- POWER-FAIL DETECT OUTPUT**: Connected to the PFO pin.
- AUXILIARY OUTPUT**: Connected to the DH pin.
- 47μH**: Inductor connected between the DH pin and the DH1 pin.
- 22μH**: Inductor connected between the V₊ pin and the MAIN OUTPUT.
- 7**: Connected to the DH pin.
- 8**: Connected to the DLOW pin.
- 9**: Connected to the FB pin.
- 10**: Connected to the V pin.
- 11**: Connected to the LIN pin.
- 12**: Connected to the FB pin.
- 13**: Connected to the V pin.
- 14**: Connected to the LIN pin.
- 15**: Connected to the FB pin.
- 16**: Connected to the V pin.
- 17**: Connected to the LIN pin.
- 18**: Connected to the FB pin.
- 19**: Connected to the V pin.
- 20**: Connected to the LIN pin.
- 21**: Connected to the FB pin.
- 22**: Connected to the V pin.
- 23**: Connected to the LIN pin.
- 24**: Connected to the FB pin.
- 25**: Connected to the V pin.
- 26**: Connected to the LIN pin.
- 27**: Connected to the FB pin.
- 28**: Connected to the V pin.
- 29**: Connected to the LIN pin.
- 30**: Connected to the FB pin.
- 31**: Connected to the V pin.
- 32**: Connected to the LIN pin.
- 33**: Connected to the FB pin.
- 34**: Connected to the V pin.
- 35**: Connected to the LIN pin.
- 36**: Connected to the FB pin.
- 37**: Connected to the V pin.
- 38**: Connected to the LIN pin.
- 39**: Connected to the FB pin.
- 40**: Connected to the V pin.
- 41**: Connected to the LIN pin.
- 42**: Connected to the FB pin.
- 43**: Connected to the V pin.
- 44**: Connected to the LIN pin.
- 45**: Connected to the FB pin.
- 46**: Connected to the V pin.
- 47**: Connected to the LIN pin.
- 48**: Connected to the FB pin.
- 49**: Connected to the V pin.
- 50**: Connected to the LIN pin.
- 51**: Connected to the FB pin.
- 52**: Connected to the V pin.
- 53**: Connected to the LIN pin.
- 54**: Connected to the FB pin.
- 55**: Connected to the V pin.
- 56**: Connected to the LIN pin.
- 57**: Connected to the FB pin.
- 58**: Connected to the V pin.
- 59**: Connected to the LIN pin.
- 60**: Connected to the FB pin.
- 61**: Connected to the V pin.
- 62**: Connected to the LIN pin.
- 63**: Connected to the FB pin.
- 64**: Connected to the V pin.
- 65**: Connected to the LIN pin.
- 66**: Connected to the FB pin.
- 67**: Connected to the V pin.
- 68**: Connected to the LIN pin.
- 69**: Connected to the FB pin.
- 70**: Connected to the V pin.
- 71**: Connected to the LIN pin.
- 72**: Connected to the FB pin.
- 73**: Connected to the V pin.
- 74**: Connected to the LIN pin.
- 75**: Connected to the FB pin.
- 76**: Connected to the V pin.
- 77**: Connected to the LIN pin.
- 78**: Connected to the FB pin.
- 79**: Connected to the V pin.
- 80**: Connected to the LIN pin.
- 81**: Connected to the FB pin.
- 82**: Connected to the V pin.
- 83**: Connected to the LIN pin.
- 84**: Connected to the FB pin.
- 85**: Connected to the V pin.
- 86**: Connected to the LIN pin.
- 87**: Connected to the FB pin.
- 88**: Connected to the V pin.
- 89**: Connected to the LIN pin.
- 90**: Connected to the FB pin.
- 91**: Connected to the V pin.
- 92**: Connected to the LIN pin.
- 93**: Connected to the FB pin.
- 94**: Connected to the V pin.
- 95**: Connected to the LIN pin.
- 96**: Connected to the FB pin.
- 97**: Connected to the V pin.
- 98**: Connected to the LIN pin.
- 99**: Connected to the FB pin.
- 100**: Connected to the V pin.

TOP VIEW

SHDN	1	16	V+
NEGON	2	15	LX3
3/5	3	14	GND
PF0	4	13	LIN
VREF	5	12	DLOW
AGND	6	11	DH1
FB3	7	10	CS-
FBN	8	9	CS+

MAXIM
MAX722
MAX723

SO

Palmtop Computer and LCD Power-Supply Regulators

ABSOLUTE MAXIMUM RATINGS

Supply Voltage (V+ to GND)	+7V, -0.3V	Continuous Power Dissipation (TA = +70°C)	
Switch Voltage (LX3 to GND)	+7V, -0.3V	Narrow SO (derate 8.70mW/°C above +70°C)	696mW
Linear Regulator Voltage (LIN to GND)	+20V, -0.3V	Operating Temperature Ranges:	
Auxiliary Pin Voltages		MAX72_C	0°C to +70°C
(NEGON, FB3, 3/5, SHDN, FBN, DHI, DLOW, VREF, PFO, CS+, CS- to GND)	-0.3V to (V+ + 0.3V)	MAX72_ESE	-40°C to +85°C
Ground Voltage Difference (AGND to GND)	±0.3V	Junction Temperature	+150°C
Feedback Input Current (FBN)	±10mA	Storage Temperature Range	-65°C to +160°C
Reference Current (IVREF)	2.5mA	Lead Temperature (soldering, 10 sec)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1, VBATT1 = VBATT2 = 2.5V, ILOAD = 0mA, TA = TMIN to TMAX, unless otherwise noted.)

PARAMETER	CONDITIONS			MIN	TYP	MAX	UNITS
Main Output Voltage – Main SMPS Mode	2V < VBATT1 < 3V, 0mA < I _{LOAD} < 200mA, DC SOURCE = 0V (Note 1)	3/5 = 3V	MAX722	3.17	3.3	3.43	V
			MAX723	2.88	3.0	3.12	
		3/5 = 0V		4.8	5.0	5.2	
Main Output Voltage – Linear-Regulator Mode	7V < DC SOURCE < 18V, 0mA < I _{LOAD} < 500mA	3/5 = 3V	MAX722	3.17	3.3	3.43	V
			MAX723	2.88	3.0	3.12	
		3/5 = 0V		4.8	5.0	5.2	
Auxiliary Output Voltage	2V < VBATT2 < 5V, VBATT1 = 2.5V, External Reference = 3V, R4 = 170k, R5 = 30k, 0mA < I _{LOAD} < 5mA			-18	-17	-16	V
FBN Input Offset Voltage	3/5 = 0V or 3V				±2	±20	mV
FBN Input Bias Current	FBN forced to 0V				-5	±100	nA
Minimum Start-Up Supply Voltage (VBATT1)	I _{LOAD} = 0mA				0.85		V
Minimum Start-Up Supply Voltage (DCSOURCE)					7.3	7.6	V
Current-Sense Limit Threshold	Measured at CS+, CS-			170	200	230	mV
DHI Source Current	3/5 = 3V				50		mA
DLOW On Resistance	3/5 = 3V				5		Ω
Quiescent Supply Current from 3V _{OUT} (Note 2)	NEGON = 0V, 3/5 = 3V, FB3 forced to 3.47V (MAX722) FB3 forced to 3.15V (MAX723)					60	μA
Battery Quiescent Current (VBATT1 + VBATT2)	NEGON = 0V, 3/5 = 3V				60		μA
Shutdown Battery Current	NEGON = 0V, 3/5 = 3V, SHDN = 0V				20	40	μA
Battery Quiescent Current – Linear-Regulator Mode	DC SOURCE = 7V, 3/5 = 0V, measured at VBATT1			-10		10	μA
Linear-Regulator Output Sink Current	LIN = 6V, 3/5 = 3V, measured at LIN			20	50		mA
Reference Voltage	No VREF load			1.23	1.25	1.27	V
Reference Load Regulation	3/5 = 3V, -20μA < REF load < 250μA		T _A = +25°C		10	20	mV
			T _A = T _{MIN} to T _{MAX}			25	

Palmtop Computer and LCD
Power-Supply Regulators

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, VBATT1 = VBATT2 = 2.5V, I_{LOAD} = 0mA, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Power-Fail Threshold	3/5 = 0V or 3V, falling edge, referred to no-load output voltage	-4	-6	-8	%
Power-Fail Hysteresis	3/5 = 0V or 3V		2		%
PFO Output Voltage Low	ISINK = 2mA, 3/5 = NEGON = 0V			0.4	V
PFO Output Current High	PFO = 4.8V, 3/5 = 0V			1	μA
Logic Input Voltage Low	Measured at NEGON, SHDN, 3/5			0.4	V
Logic Input Voltage High	Measured at NEGON, SHDN, 3/5	1.6			V
Logic Input Current				±100	nA

Note 1: The main SMPS output voltage at full load current is guaranteed by measuring LX3 switch on resistance and peak current limit threshold.

Note 2: Supply current from 3V_{OUT} is measured with an ammeter between the main output 3V_{OUT} and FB3. This current correlates directly with actual battery supply current, but is reduced in value according to the step-up ratio and efficiency.

MAX722/MAX723





Figure 1. Standard Application Circuit

Palmtop Computer and LCD
Power-Supply Regulators



Typical Operating Characteristics




Palmtop Computer and LCD
Power-Supply Regulators

Typical Operating Characteristics (continued)

MAX722/MAX723




MAIN SMPS LOAD-TRANSTENT RESPONSE




VBATT = 2.5V
HORIZONTAL = 50µs/div
3/5 = 0V

DC-SOURCE SWITCHOVER – SMPS TO LINEAR



LOAD = 200mA
HORIZONTAL = 200µs/div
3/5 = 0V

MAIN SMPS START-UP DELAY TIME



LOAD = 100mA
HORIZONTAL = 5ms/div
3/5 = 0V

Palmtop Computer and LCD Power-Supply Regulators

Pin Description

PIN	NAME	FUNCTION
1	SHDN	Shutdown Input disables both SMPSs when low, but the reference remains alive. If the linear regulator is powered up, SHDN is overridden.
2	NEGON	Negative SMPS On/Off Control Input that enables the auxiliary negative SMPS when high.
3	3/5	Selects the main output voltage setting – 5V when low.
4	PFO	Power-Fail Output - an open-drain output that goes low to indicate that the main output is out of regulation by 6% or more.
5	VREF	1.250V Reference Voltage Output. Bypass with 0.22µF capacitor to AGND (0.1µF if there is no external reference load). Maximum load capability is 250µA source, 20µA sink.
6	AGND	Quiet Analog Ground
7	FB3	Feedback Input for the main SMPS
8	FBN	Feedback Input for the auxiliary negative SMPS
9	CS+	Positive Current-Sense Input for the auxiliary SMPS controller. 200mV corresponds with the maximum current limit threshold.
10	CS-	Negative Current-Sense Input
11	DHI	Driver for the auxiliary SMPS PNP. Open-drain P-channel output.
12	DLOW	Driver for the auxiliary SMPS PNP. Open-drain N-channel output. This output provides a controlled current sink to drive the PNP (set by an external limiting resistor).
13	LIN	Linear-Regulator Controller Output drives the external PNP pass transistor. Open-drain N-channel output. The main SMPS automatically shuts off when the voltage at LIN reaches 7.3V, and turns back on when LIN falls to 6.5V.
14	GND	Power Ground
15	LX3	1.2A, 0.4Ω N-channel power MOSFET drain for the main SMPS.

Detailed Description

Operating Principle

The MAX722/MAX723 combine two switch-mode power-supply (SMPS) regulators, a linear regulator, a precision voltage reference, and a power-fail detector (Figure 2). For maximum integration, the MAX722/MAX723 ICs contain internal N-channel power MOSFETs for the main low-voltage boost converter. This MOSFET is a "sense-FET" type for best efficiency, and has a very low gate-threshold voltage to guarantee start-up under low battery-voltage conditions (1.2V typ with 100mA load). The negative auxiliary controller exploits an external PNP transistor for the higher voltage requirement.

Pulse-Frequency Modulation

A unique minimum-off-time, current-limited, pulse-frequency modulation (PFM) control scheme is a key feature of both the main and auxiliary regulators (Figure 3). This PFM scheme combines the advantages of a pulse-width modulation scheme (PWM) (high output power and efficiency) with those of a traditional PFM pulse-skipper (ultra-low quiescent currents). There is no oscillator; switching is accomplished through a constant peak-current limit in the switch, which allows the inductor current to self-oscillate between this peak limit and some lesser value. Switching frequency is governed by a pair of one-shots that set a minimum off-time (1µs) and a maximum on-time (4µs). Under light loads, the inductor current rises to about one-half the current limit (for best light-load efficiency). Under heavy loads, the peak inductor current rises until it hits the current limit, whereupon the MOSFET switch turns off for the minimum off-time set by a one-shot. A switch to continuous-conduction mode results, which minimizes peak currents and component stresses for a given load. The only disadvantage of this architecture compared to full PWM operation is the variable-frequency switching noise. However, the noise does not exceed the current-limit times the filter capacitor equivalent series resistance (ESR), unlike conventional pulse-skippers.

Main 3V/5V Switch-Mode Regulator

The main output voltage can be selected to 3.3V or 5V with logic control, or it can be left in one mode or the other by tying 3/5 to ground or FB3. Efficiency varies depending on the battery and load, and is typically better than 80% over a 1mA to 200mA load range. The device is internally bootstrapped; power is derived from the output voltage (via FB3) or the battery (CS+ input), whichever is higher. When the output is set at 5V instead of 3.3V, the higher internal supply voltage results in lower switch transistor on-resistance and slightly greater output power. Bootstrapping allows the battery voltage to sag

Palmtop Computer and LCD Power-Supply Regulators




Figure 2. MAX722 Block Diagram

to less than 1V once the system is started. Therefore, the battery-voltage range is from $V_{OUT} + V_{diode}$ to less than 1V (where V_{diode} is the forward drop of the Schottky rectifier). If the battery voltage exceeds the programmed output voltage, the output will follow the battery voltage. In many systems this is acceptable; however, the output voltage must not be forced above 7V.

The main regulator's peak current limit is internally fixed at $1A \pm 0.2A$. The switching frequency depends on load and input voltage, and can range as high as 500kHz for the main SMPS.

Auxiliary Negative Switch-Mode Controller

The auxiliary controller operates similarly to the main regulator, except that the power transistor and sense resistor are external, and the maximum on-time is set at 8μs. Maximum possible output power is limited by the choice of external power transistor and sense resistor. A common 2N2907 works well as the switch transistor, but

a high-gain fast PNP, such as the Zetex ZTX749 (preferred, but 25V BVCEO) or ZTX750 (40V BVCEO), provides typically 5% better efficiency.

The DHI and DLOW outputs provide a voltage source pull-up (DHI) and a current-sink pull-down (DLOW, set by the 470Ω resistor). This drive method is optimal for PNP transistors, so no external base speed-up capacitors are needed.

If the auxiliary regulator is always powered from a +5V source (such as the main output) or other relatively high-voltage input, a logic-level P-channel MOSFET in place of the PNP can provide typically > 80% efficiency (Figure 4).

The output voltage is set by R4 and R5 of Figure 1:

$$NEGOUT = -VREF(R4/R5)$$

NEGOUT can be made adjustable by making R4 a potentiometer, or by disconnecting VREF and driving R5 with a digital-to-analog converter or PWM signal.

MAX722/MAX723

Palmtop Computer and LCD Power-Supply Regulators




Figure 3. Main SMPS Block Diagram

The auxiliary SMPS peak current limit is set at $200\text{mV}/R1$ (170mV worst-case low). The equations below calculate $R1$ based on design parameters. If the peak current limit is less than $(\text{NEGOUT})/(1\mu\text{sec}/L)$, the circuit will operate in discontinuous-conduction mode. This is usually the case when low-voltage batteries and high LCD contrast voltages are employed. At low-output voltage settings, the circuit may enter continuous-conduction mode.

Discontinuous-conduction case:

$$I_{\text{PEAK}} = (2) (I_{\text{LOAD}}) \left(1 + \frac{\text{NEGOUT} + V_D}{V_{\text{BATT}} - V_{\text{SW}}} \right)$$

$$R1 = 200\text{mV}/I_{\text{PEAK}}$$

where V_D is the forward voltage of the rectifier $D2$ and V_{SW} is the average saturation voltage of the switch transistor $Q1$, including the drop across $R1$.

Discontinuous-mode example, -17V at 9mA from 2 AA batteries:

$$I_{\text{PEAK}} = (2) (9\text{mA}) \left(1 + \frac{17\text{V} + 0.5\text{V}}{2\text{V} - 0.3\text{V}} \right) = 203\text{mA}$$

$$R1 = 170\text{mV}/203\text{mA} = 0.83\Omega \text{ or less.}$$

Continuous-conduction case:

$$I_{\text{PEAK}} = (I_{\text{LOAD}}) \left(\frac{\text{NEGOUT} + V_D}{V_{\text{BATT}} - V_{\text{SW}}} + 1 \right) + \left(\frac{\text{NEGOUT} + V_D}{(2) (L)} \right) (1\mu\text{s})$$

Continuous-mode example, -5V at 50mA from 3 AA batteries:

$$I_{\text{PEAK}} = 50\text{mA} \left(\frac{5\text{V} + 0.5\text{V}}{2.7\text{V} - 0.3\text{V}} + 1 \right) + \left(\frac{5\text{V} + 0.5\text{V}}{(2) (47\mu\text{H})} \right) (1\mu\text{s}) = 223\text{mA}$$

Powering the Auxiliary LCD Supply

The auxiliary output is not automatically powered from the linear regulator like the main output. The main battery will continue to drain if the auxiliary supply is not turned off when an external DC source is applied. There are several alternative solutions:

1. Power the LCD supply from the main output all the time. This leads to compounded efficiency losses, but is simple. These compounded losses are actually not crippling in many cases, especially if the main output is set

MAX722/MAX723




Figure 5. SMT Relay Powers Auxiliary LCD Supply

When the linear regulator operates, the main SMPS is disabled so as not to drain the battery. This mode cannot be programmed, but occurs automatically when LIN is pulled high by the external DC source.

Voltage Reference

Power-Fail Status Output

The power-fail detector output (PFO) is an active-low, open-drain type. Although a true open-drain type, which can be wire-OR'ed with external logic, PFO is protected against ESD damage by reverse-biased clamp diodes connecting to V+. If PFO is pulled up to external supply voltages above the main output voltage level, the pull-up resistor must limit the current through the ESD protection diode to 25µA or less to maintain regulation of the outputs.

Power-Fail Status Output

The $\overline{\text{PFO}}$ comparator senses when the main output is more than 6% out of regulation, and has 2% hysteresis

Palmtop Computer and LCD Power-Supply Regulators




Figure 6. High-Side MOSFET Switch Powers Auxiliary LCD Supply

built in to prevent chatter. The $\overline{\text{PFO}}$ comparator is active in all modes except shutdown.

Control-Logic Inputs

The control inputs (3/5, $\overline{\text{NEGON}}$, and $\overline{\text{SHDN}}$) are high-impedance MOS gates protected against ESD damage by normally reverse-biased clamp diodes. If these inputs are driven from signal sources that exceed the main supply (FB3) voltage, the diode current should be limited to 25 μA or less by a series resistor (1M Ω suggested). The logic input thresholds are the same (approximately 1V) in both 3V and 5V modes. Do not leave the control inputs floating.

Substrate Switchover Circuit

The substrate ($V+$, pin 16) is powered from either the battery ($\text{CS}+$ input) or from the main +3V output, whichever is higher. The substrate serves as the positive supply rail for most internal circuitry, including the reference and the PNP driver (DHI). Do not load $V+$. $V+$ must be bypassed to ground with at least 0.1 μF .

Inductor Selection

The inductors must have a saturation (incremental) current rating equal to the peak switch current limit, which is 1.2A (worst-case) for the main output and user-adjustable for the auxiliary output. However, it's generally acceptable to bias the inductor deep into saturation by 20% or more.




Figure 7. MAX722/MAX661 Triple-Output Supply with +1.2V for Flash Memory




Figure 8. Lithium Backup-Battery Circuit

The inductor's DC resistance significantly affects efficiency. For highest efficiency, limit L1's DCR to 0.03 Ω or less.

Capacitor Selection

A 100 μF , 10V SMT tantalum capacitor typically maintains 50mV p-p output ripple when stepping up 2V to 5V at 200mA. Smaller capacitors, down to 10 μF , are acceptable for light loads or in applications that tolerate higher output ripple.

Palmtop Computer and LCD Power-Supply Regulators

For the auxiliary output, a 2.2μF, 25V SMT tantalum capacitor typically provides 100mV_{p-p} output ripple when inverting 3V to -17V at 5mA. Smaller capacitors down to 1μF are acceptable.

The ESR of both bypass and filter capacitors affects efficiency. Best performance is obtained by doubling up on the filter capacitors or using specialized low-ESR capacitors.

The smallest low-ESR SMT tantalum capacitors currently available are Sprague 595D series, which are about half the size of competing products. Sanyo OS-CON organic semiconductor through-hole capacitors also exhibit very low ESR.

Sprague: (603) 224-1961 or (207) 324-4140
Sanyo: (619) 661-6322

Applications Information Lithium Backup-Battery Circuit

The MAX630 backup battery circuit of Figure 8 provides a low-current supply voltage of 3.3V or 5V to keep the system memory alive when the main battery pack is removed. When PFO goes low, the system must latch off the MAX722 and latch on the MAX630, periodically testing for the presence main battery's by going back to the original state after some interval. This method

also extends the life of the expensive lithium battery by allowing a discharged main battery to "rest," allowing all of its energy to be used. The second rectifier diode allows this circuit to meet Underwriters Laboratories' requirements for preventing accidental charging of lithium batteries.

PFO remains active in shutdown mode.

PC Layout and Grounding

The MAX722's high peak currents and high-frequency operation make PC layout important for minimizing ground bounce and noise. Use the PC layout of Figures 9 and 10 as a rough guide for component placement and ground connections. The distance between the MAX722's GND and the ground leads of C1 and C5 must be kept to less than 0.2 inches (5mm). If possible, use a ground plane.

3-Cell Applications

Higher input voltages increase the energy transferred with each cycle, due to the reduced input/output differential. Excess ripple due to increased energy transfer is best minimized by reducing the inductor value (10μH suggested). Add extra filtering and recalculate the auxiliary regulator's current limit resistor value according to the equations under the *Auxiliary Negative Switch-Mode Controller* section.

Palmtop Computer and LCD Power-Supply Regulators

EV Kit General Description

The MAX722 evaluation kit (EV kit) is an assembled surface-mount demonstration board. The kit embodies the standard 2-cell application circuit of Figure 1, and adds a DIP switch and 3MΩ pull-up resistors for each control input. A MAX722 comes installed on the board, and it also accommodates a MAX723 footprint. To replace the MAX722 IC, first cut the leads free of the package, then carefully desolder the leads individually.

Operating Instructions

For best efficiency, connect heavy-gauge (18AWG) stranded wire from the battery terminals to a 2A adjustable supply or 2-cell battery pack.

Important: Connect BATT1 and BATT2 together with heavy wire to ensure both SMPS regulators work. If BATT1 is powered separately from BATT2, connect a new input bypass capacitor across BATT1 (not included). Otherwise, there is no filtering at BATT1 and efficiency will be poor.

Adjust the supply up to two or three volts. Load the outputs and observe the switching waveforms at LX3 and DHI.

EV Kit Component List

DESIGNATION	DESCRIPTION	SOURCE
C1	100μF, 10V E-size SMT tantalum capacitor	Matsuo 267M1002-107
C2	2.2μF, 35V C3-size SMT tantalum capacitor	Matsuo 267M2502-335
C3	0.22μF 1206-size ceramic capacitor	Murata-Erie GRM42-6X7R224K025V
C4	0.1μF 1206-size ceramic capacitor	Murata-Erie GRM42-6X7R104K025V
C5	150μF, 6.3V E-size SMT tantalum capacitor	Matsuo 267M6301-157
C6	Not used	
L1	22μH, 1A SMT inductor	Sumida CD54-220 or two CD43-220 in parallel
L2	47μH, 0.25A SMT inductor	Sumida CD54-470
R1	1Ω ±10% 1206-size chip resistor	Ohmtek L1206MR1R00LB
R2	330Ω ±5% 1206-size chip resistor	
R3	470Ω ±5% 1206-size chip resistor	
R4	1.5MΩ ±1% 1206-size chip resistor	
R5	110kΩ ±1% 1206-size chip resistor	
D1	1A SMT Schottky rectifier, 1N5817 equivalent	NIEC EC15QS02L
D2	1A SMT Schottky rectifier, 1N5818 equivalent	NIEC EC10QS03
D3	1A SMT silicon rectifiers, 1N4001 equivalent	NIEC EC10DS1
Q1	Fast, high-gain, low sat 30V PNP transistor	Zetex ZTX750SM
Q2	Power PNP transistor, D-PAK	Motorola MJD2955
Matsuo USA (714) 969-2491 FAX (714) 960-6492		Ohmtek (716) 283-4025
Matsuo Japan (06) 332-0871		Siliconix 408) 988-8000
Motorola (602) 244-6900		Sumida USA (708) 956-0666
Murata-Erie (404) 436-1300		Sumida Japan (03) 3607-5111 FAX (03) 3607-5428
NIEC (805) 867-2555		Zetex (516) 543-7100
NIEC Japan (81) 3-3494-7411		

**Palmtop Computer and LCD
Power-Supply Regulators**

MAX722/MAX723/EV Kit




Figure 9. MAX722 EV Kit PC Layout (Component Layer, Component Side View, 2X Scale)

**Palmtop Computer and LCD
Power-Supply Regulators**

MAX722/MAX723/EV Kit




Figure 10. MAX722 EV Kit PC Layout (Bottom Layer, Component Side View, 2X Scale)

Palmtop Computer and LCD Power-Supply Regulators

MAX722/MAX723/EV Kit





Figure 11. MAX722 EV Kit Component Placement Diagram

**Palmtop Computer and LCD
Power-Supply Regulators**

Chip Topography



TRANSISTOR COUNT: 743.
SUBSTRATE IS CONNECTED TO V+.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

16 **Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600**

© 1996 Maxim Integrated Products

Printed USA

MAXIM is a registered trademark of Maxim Integrated Products