19-4519; Rev. 0: 1/92

High-Speed, Positive Edge-Triggered, ECL-Compatible Voltage Comparators

General Description

The MAX905/MAX906 high-speed, single and dual ECLcompatible voltage comparators eliminate oscillation by separating the comparator input and output stages with a positive edge-triggered master-slave D flip-flop. Comparator propagation delay is typically 2ns, and is insensi-tive to input overdrive. The MAX905 and MAX906 resolve input signals as small as 3mV and 4mV respectively.

These comparators feature separate analog and digital ground connections for maximum noise rejection, and operate from either dual supplies or from a single supply. Input common-mode voltage range extends to the negative supply rail for a wide 7.9V input voltage range with ±5V supplies.

The MAX905 is a single ECL comparator, available in 14-pin DIP and SO packages. The MAX906 is a dual version available in 16-pin DIP and SO packages

Applications

- High-Speed A/D Converters
- High-Speed Line Receivers

Peak Detectors

Threshold Detectors

High-Speed Triggers

Pin Configurations



Features

- ♦ Immune to Oscillation: Clocked Architecture
- ♦ 2ns Setup Time
- ♦ 2ns Propagation Delay
- Prop Delay Independent of Overdrive
- 3mV Input Resolution (MAX905)
- ♦ Input Range Includes Negative Supply Rail
- Single- or Dual-Supply Capability
- Separate Analog and Digital Supplies
- Low Power: 180mW/Comparator

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX905CPD	0"C to +70"C	14 Plastic DIP
MAX905CSD	0°C to +70°C	14 Narrow SO
MAX905C/D	0"C to +70"C	Dice*
MAX905EPD	-40°C to +85°C	14 Plastic DIP
MAX905ESD	-40°C to +85°C	14 Narrow SO
MAX905MJD	-55°C to +125°C	14 CERDIP
MAX906CPE	0°C to +70°C	16 Plastic DIP
MAX906CSE	0°C to +70°C	16 Narrow SO
MAX906C/D	0°C to +70°C	Dice*
MAX906EPE	-40°C to +85°C	16 Plastic DIP
MAX906ESE	-40°C to +85°C	16 Narrow SO

Contact factory for dice specifications



1V1/1X1/VI

Maxim Integrated Products 1

Call toll free 1-800-998-8800 for free

MAX905/MAX906

ABSOLUTE MAXIMUM RATINGS

MAX905/MAX906

Analog Supply Voltage (VCC to VEE)
Digital Supply Voltage (VEE to GND)6V
Differential Input Voltage (VEE - 0.2V) to (VCC + 0.2V)
Common-Mode Input Voltage (VEE - 0.2V) to (VCC + 0.2V)
Clock Input Voltage (CLK or CLK) (VEE - 0.2V) to DGND + 0.2V
Output Current (\overline{Q} or $\overline{\overline{Q}}$)
Output Short-Circuit Duration (Q or \overline{Q} to GND) Indefinite
Continuous Power Dissipation
MAX905 DIP (derate 10.00mW/°C above +70°C) 800mW

MAX905 DIP (derate 10.00mW/°C above +70°C)	800mW
SO (derate 8.00mW/°C above +70°C)	640mW
CERDIP (derate 9.09mW/°C above +70°C)	727mW
MAX906 DIP (derate 10.53mW/°C above +70°C)	842mW
SO (derate 8.70mW/°C above +70°C)	696mW

Operating Temperature Ranges:	

MAX90_C
MAX90_E
MAX90_MJD
Storage Temperature Range
Junction Temperature
Lead Temperature (soldering , 10 sec)+300°C

Stressos beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at those or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{CC} = +5V, V_{EE} = -5V, T_A = +25 $^{\circ}$ C, unless otherwise noted.)

PARAMETER	SYMBOL	COND	TIONS	MIN	түр	МАХ	UNITS	
Input Offset Voltage	Vos	V _{CM} = 0V	MAX905	+	0.5	1.0	mV	
mput Onset voltage	vos	•CW = 0.	MAX906		0.5	1.5	mv	
Input Bias Current	IB.	IB+ or IB-				10	μA	
Input Offset Current	los	V _{CM} = 0V			0.1	1.0	μA	
Input Referred Noise Voltage	en	(Note 1)			600	900	μV	
Input Common-Mode Range	VCM	(Note 2)		V _{EE} - 0.1		V _{CC} - 2.2	V	
Common-Mode Rejection Ratio	CMRR	Over VcM	MAX905		60	120		
		range	MAX906		60	180	μV/V	
Power-Supply Rejection Ratio	PSRR	(Note 3)			60	120	μV/V	
Output High Voltage	Voh	(Note 4)		-0.96		-0.81	V	
Output Low Voltage	Vol	(Note 4)		-1.85		-1.65	V	
Clock Input Voltage High	Vсн			-0.96		0	V	
Clock Input Voltage Low	VCL			-2.00		-1.65	V	
Clock Input Current High	ІСН					50	μΑ	
Clock Input Current Low	ICL					50	μA	
Positive Supply Current		(Note 5)	MAX905		5	8	mA	
Positive Supply Current	icc	(14018-5)	MAX906		10	16		
Negative Supply Current	IEE	(Note 5)	MAX905		18	24	mA	
negative Supply Current	16E	(NOLE 5)	MAX906		36	48	mA	
Power Dissipation	PD	(Notes 5. 6)	MAX905		180	260	mW	
			MAX906		360	520		
Positive Propagation Delay	tPD+	(Notes 7, 8)			1.8	3.5	ns	
Negative Propagation Delay	tPD-	(Notes 7, 8)			1.8	3.5	ns	
Clock Setup Time	ts	$V_{OD} = 5mV$ (Note 8)		2.0			
Clock Setup Time	15	Vop = 10mV	(Notes 7, 8)	<u> </u>	1.5	3.0	ns	

2 ____

ELECTRICAL CHARACTERISTICS

(V_CC = +5V, V_EE = -5V, T_A = T_MIN to T_MAX, unless otherwise noted.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	ТҮР	MAX	UNITS
			MAX905C		0.5	1.5	
Input Offset Voltage	Vos	VCM = 0V	MAX905E/M		0.5	2.5	mV
inpat and the totage	.03	. UM - UT	MAX906C		0.5	2.5	
			MAX906E/M		0.5	3.5	
Input Bias Current	IB	IB+ or IB-			6	15	μΑ
Input Offset Current	los	$V_{CM} = 0V$			0.2	2.0	μΑ
Input Referred Noise Voltage	en	(Note 1)			600	900	μV
Input Common-Mode Range	VCM	(Note 2)		VEE - 0.1		V _{CC} - 2.2	V
Common-Mode Rejection Ratio	CMRR				80	180	μV/V
Power-Supply Rejection Ratio	PSRR	(Note 3)			70	150	μV/V
		TA = -55°C		-1.11		-0.93	
		T _A = -40°C		-1.08		-0.91	
Output High Voltage (Note 4)	Voh	$T_A = 0^{\circ}C$		-1.01		-0.85	V
		$T_A = +70^{\circ}C$,	-0.90		-0.72	
		T _A = +85°C		-0.89		-0.70	
		$T_{A} = +125^{\circ}C$		-0.85		-0.63	
		T _A = -55°C		-1.90		-1.69	
		$T_{A} = -40^{\circ}C$ -1.9		-1.90		-1.68	
Output Low Voltage (Note 4)	Vol	T _A = 0°C		-1.87		-1.66	V
	01	$T_A = +70^{\circ}C$		-1.83		-1.62	
		T _A = +85°C		-1.83		-1.62	
		$T_{A} = +125^{\circ}C$		-1.80		-1.60	
Clock Input Voltage High	Vсн			-1.11		0	
Clock Input Voltage Low	VCL			-2.00		-1.60	V
Clock Input Current High	Існ					50	μA
Clock Input Current Low	ICL					50	μΑ
Positive Supply Current		(Note 5)	MAX905		6	10	mA
			MAX906		12	20	InA
Negative Supply Current	I'EE	(Note 5)	MAX905		23	32	mA
			MAX906		46	64	^{mA}
Power Dissipation	PD		MAX905		220	320	mW
		(Notes 5, 6)	MAX906		440	640	
Positive Propagation Delay	tPD+	(Notes 7, 8)			2.0	4.0	ns
Negative Propagation Delay	tPD-	(Notes 7, 8)			2.0	4.0	ns
Clock Setup Time	ts	$V_{OD} = 10 \text{mV}$	(Notes 7, 8)		2.0	4.0	ns

Note 1: Guaranteed by design. Input Referred Noise Voltage uncertainty is specified over the full bandwidth of the device. Note 2: The input common-mode voltage or either input signal voltage should not be allowed to go more than 0.2V below VEL. The upper input common-mode range limit is typically V_{CC} - 2V, but either input can go to V_{CC} + 0.2V without damage. Note 3: Tested for +4.75V < V_{CC} < +5.25V and -5.50V < V_{EE} < -4.75V. Note 4: Tested with R_{LOAD} = 50Ω terminated in -2V. Note 5: Icc. IEE and PD tested for worst-case condition of V_{CC} = +5.25V and V_{EE} = -5.5V. Note 6: Includes internal power dissipation due to external load resistors. Note 7: Guaranteed by design. Measured in a high-speed fixture with R_{LOAD} = 50Ω, and C_{LOAD} = 15pF, terminated into -2V. Note 8: Clock input voltage rise and fall times should not exceed 50ns for correct triggering of comparator.

1111X1111 _

3

MAX905/MAX906



4

1111X1111



____ 5



6

		Pin Description
		MAX905
PIN	NAME	FUNCTION
1	VEE	Negative Digital Supply
2	IN+	Positive Input
3	IN-	Negative Input
4 AGND		Analog Ground Terminal
5	VCC	Positive Analog Supply
6,7,8	N.C.	No Connect
9	VEE SUB	Negative Analog Supply
10	<u>CL</u> K	Negative ECL Clock Input
11	CLK	Positive ECL Clock Input
12 DGND		Digital Ground Terminal
13	Q	Positive ECL Output
14	Q	Negative ECL Output

MAX906				
PIN	NAME FUNCTION			
1	VEEA	Negative Digital Supply (Channel A)		
2	IN+ A	Positive Input (Channel A)		
3	IN- A	Negative Input (Channel A)		
4	AGND	Analog Ground Terminal		
5	Vcc	Positive Analog Supply		
6	IN- B	Negative Input (Channel B)		
7	iN+ B	Positive Input (Channel B)		
8 VEEB		Negative Digital Supply (Channel B)		
9	QB	Negative ECL Output (Channel B)		
10	QB	Positive ECL Output (Channel B)		
11	VEE SUB	Negative Analog Supply		
12	ČĹK	Negative ECL Clock Input		
13	CLK	Positive ECL Clock Input		
14	DGND	Digital Ground Terminal		
15	QA	Positive ECL Output (Channel A)		
16	\overline{Q}_A	Negative ECL Output (Channel A)		

_ Device Overview

The MAX905 (single) and MAX906 (dual) are ultra highspeed ECL-compatible comparators with an internal positive edge-triggered master-slave D flip-flop. Unlike industry-standard ECL comparators, this architecture breaks the input-to-output signal path to accomplish the following:

- Prevent oscillations caused by unwanted parasitic feedback when the comparator is in its linear region. No minimum input slew rate is required.
- Propagation delay remains constant with varying input overdrive.

Detailed Description

MAX905/MAX906

The comparator can be divided into three stages, as shown in Figure 1:

1) Input Amplifier

2) Master-Slave D Flip-Flop

3) ECL Output Stage



Figure 1. MAX905/MAX906 Block Diagram

Input Amplifier

The comparator input amplifier is fully differential. Input offset voltage is trimmed to less than 1.0mV for the MAX905, and less than 1.5mV for the MAX906. Input common-mode range extends from 100mV below the negative supply rail (VEE) to 2.2V below the positive supply rail (VCC). Total input voltage range is 7.9V when operating from ±5V supplies.

The master-slave architecture enables the MAX905 to compare input signals down to 3mV over its entire commonmode range. Similarly, the MAX906 compares input signals as low as 4mV (see Table 1). Any input signal less than 3mV (4mV for MAX906) may not be distinguished from the comparator's total worst-case DC error. The MAX905/MAX906 total worst-case DC error is calculated by summing input offset voltage (Vos), input referred noise (en), common-mode rejection ratio (CMRR), and powersupply rejection ratio (PSRR). Table 1 shows the maximum total input referred error at $+25^{\circ}$ C and over temperature. For many applications, take the RMS summation of the individual errors for a more meaningful representation of the total input referred error (see Table 2).

🗕 ts -

MAX905/MAX906

Figure 2. Timing Diagram

IN+

CLK

Qou

Qout

Table 1. Total Worst-Case Input Referred Error/Resolution

Part	+25°C (mV)	Commercial Temp. (mV)	Ext. Ind/Military Temp. (mV)
MAX905	3	4	5
MAX906	4	5	6

Table 2. Total RMS Input Referred Error/Resolution

	Part	+25°C (mV)	Commercial Temp. (mV)	Ext. Ind/Military Temp. (mV)
	MAX905	1.7	2.3	3.0
[MAX906	2.3	3.0	3.9

Master-Slave D Flip-Flop

The master-slave D flip-flop is immune to metastability by design, and propagation delay is independent of input overdrive (VoD). The MAX905/MAX906 master flip-flop has an input stage that samples the output of the input amplifier and a latch to hold the sampled data when the master input stage is disabled. The latched data is transferred to the MAX905/MAX906 slave flip-flop only on the clock's rising edge. The input amplifier continuously monitors the input signal.

Clock Cycle

Clock Low: When the clock is low, the master flip-flop's input stage samples the output of the input amplifier. The slave flip-flop maintains valid outputs from the previously sampled data. The comparator inputs are isolated from the comparator outputs because the slave flip-flop's input stage is disabled. See Figure 2.

Clock Rising Edge: On the rising edge of the clock, the master flip-flop input stage turns off and the latch holds the sampled data. Shortly after, the slave input stage turns on and samples the outputs of the master. The

8

ECL output stage simultaneously receives data from the slave.

ECL VOH

ECL VOI

ECL VOH

ECL Vol

Clock High: The slave flip-flop continues to sample data from the master while the clock is high. The master flip-flop latch holds data from the previous rising clock edge.

Clock Falling Edge: On the falling edge of the clock, data from the previous rising clock edge is latched into the slave, and the input of the master flip-flop is turned on. New data is not transferred to the ECL output stage on the falling edge of the clock cycle.

ECL Output Stage

The ECL output stage receives data from the slave flipflop. Proper ECL output voltage levels and temperature coefficients are maintained by the output amplifier over commercial, extended industrial, and military temperature ranges. The comparator's outputs (Q and Q) are fully differential and MECL 10k compatible.

Applications Information Maximum Clock Rate

The MAX905/MAX906 maximum clock frequency is a direct function of the comparator's minimum clock setup time. Typical clock setup time is 2ns, which translates to a theoretical 500MHz maximum clock frequency. As shown in Figure 3, the maximum output toggle rate is 1/2 the clock frequency, because the comparator triggers only on the rising edge of each clock cycle.

For proper clock triggering, the MAX905/MAX906 ECL clock rise and fall times must be less than 50ns. If clock rise/fall times are greater than 50ns, the comparator may incorrectly sample the input signal at the clock's falling edge.



Figure 3. Maximum Clock Rate Timing Diagram

Power Supplies

The MAX905/MAX906 are tested while operating from ±5V supplies. The comparators also operate from standard ECL +5V and -5.2V power supplies with the same guaranteed performance.

In high-speed, mixed-signal applications where a common ground is shared, a noisy digital environment can adversely affect the integrity of the analog input signal. The MAX905/MAX906 isolate the analog and digital signals by providing separate analog (AGND) and digital (DGND) grounds. For applications that cannot separate analog and digital grounds, AGND and DGND may be tied together if a good ground plane is available.



Figure 4a. ±5V Supplies, Separate Ground* * Separate ground is optional. DGND and AGND may be tied together. The MAX905/MAX906 offer the unique ability to operate from a single supply. The comparators' input common-mode voltage range includes the negative supply rail. Figure 4 shows the two supply voltage conditions:

1) Dual ±5V Supplies (or +5V and -5.2V)

2) Single -5V Supply (or -5.2V)

Input Slew Rate

The MAX905/MAX906's master-slave architecture eliminates the minimum input slew-rate requirement common to standard comparator architectures. As long as the comparator is clocked after the minimum data-toclock setup time requirement, and the input is greater



Figure 4b. Single -5V Supply, Separate Ground*



Figure 5. High-Speed Comparator Vos Measurement Circuit

than the comparator's total DC error, the output data will be valid without oscillations.

Board Layout

As with all high-speed components, careful high-speed board layout and bypassing are essential for optimal performance. A printed circuit board with low inductance and separate digital and analog grounds is recommended. All decoupling capacitors should be mounted as close to the comparator power-supply pins as possible, with ground return lead lengths as short as possible. Pay close attention to the bandwidth of the decoupling and terminating components. Soldering the MAX905/MAX906 and other components directly to the board without sockets minimizes unwanted parasitic capacitance.

Typical Application

High-Speed Comparator Vos Measurement Circuit: The circuit of Figure 5 shows the MAX905 used to measure input offset voltage (Vos) of the MAX9685, an ultra high-speed ECL comparator. When the MAX9685 comparator is put into a standard op-amp test loop, its high-frequency open-loop gain causes oscillations. However, in this application, the MAX9685's output feeds into the MAX905, which then feeds into a differential integrator. The MAX905's D flip-flop architecture breaks the feedback path that normally causes oscillations. The test loop forces the MAX9685's output to switch with a precise 50% duty cycle, thus

$$V_{OS} = \frac{V_{OUT} - V_{CM}}{1000}$$







 12
 _______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600

 © 1992 Maxim Integrated Products
 Printed USA
 /vi / X i /vi is a registered trademark of Maxim Integrated Products.