Features



750mW Audio Amplifiers with Headphone Amp, Microphone Preamp, and Input Mux

General Description

The MAX9765/MAX9766/MAX9767 family combines speaker, headphone, and microphone amplifiers, all in a small QFN package. The MAX9765 is targeted at stereo speaker playback applications and includes a stereo bridge-tied load (BTL) speaker amp, stereo headphone amp, single-ended output mic amp, input MUX, and I^2C^{TM} control. The MAX9766 is targeted at mono speaker playback applications and includes a mono BTL speaker amp, stereo headphone amp, differential output mic amp, input MUX, and I²C control. The MAX9767 is targeted at applications that do not require a headphone amp and includes a stereo BTL speaker amp, differential output mic amp, and parallel control.

These devices operate from a single 2.7V to 5.5V supply. A high 95dB PSRR allows these devices to operate from noisy supplies without additional power conditioning. An ultra-low 0.003% THD+N ensures clean, low distortion amplification of the audio signal. Patented click-and-pop suppression eliminates audible transients on power and shutdown cycles.

In speaker mode, the amplifiers can deliver up to 750mW of continuous average power into a 4Ω load. In headphone mode, the amplifier can deliver up to 65mW of continuous average power into a 16Ω load. The gain of the amplifiers is externally set, allowing maximum flexibility in optimizing output levels for a given load. The MAX9765/MAX9766 also feature a 2:1 input multiplexer, allowing multiple audio sources to be selected. The various functions are controlled by either an I²Ccompatible (MAX9765/MAX9766) or simple parallel control interface (MAX9767).

All devices include two low-noise microphone preamps, a differential amp for internal microphones, and a single-ended amplifier for additional external microphones. A microphone bias output is provided, reducing external component count.

The MAX9765/MAX9766/MAX9767 are available in a thermally efficient 32-pin thin QFN package (5mm x 5mm x 0.8mm). All devices have short-circuit and thermal-overload protection (OVP) and are specified over the extended -40°C to +85°C temperature range.

Applications

PDA Audio Systems

Notebooks

Tablet PCs

Digital Cameras

Cell Phones

Pin Configurations and Functional Diagrams appear at end of data sheet.

I²C is a trademark of Philips Corp.

♦ 750mW BTL Stereo Speaker Amplifier


- ♦ 65mW Stereo Headphone Amplifier
- ♦ 2.7V to 5.5V Single-Supply Operation
- ♦ Patented Click-and-Pop Suppression
- ♦ Low 0.003% THD+N
- Low Quiescent Current: 13mA
- ♦ Low-Power Shutdown Mode: 5µA
- **♦ MUTE Function**
- ♦ Headphone Sense Input
- ♦ Stereo 2:1 Input Multiplexer
- ♦ Optional 2-Wire, I²C-Compatible, or Parallel Interface
- Small 32-Pin Thin QFN (5mm \times 5mm \times 0.8mm) **Package**

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX9765ETJ	-40°C to +85°C	32 Thin QFN-EP*
MAX9766ETJ	-40°C to +85°C	32 Thin QFN-EP*
MAX9767ETJ	-40°C to +85°C	32 Thin QFN-EP*

*EP = Exposed paddle.

Simplified Block Diagram



MIXIM

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

V _{DD} to GND	+6V
SV _{DD} to GND	+6V
SV _{DD} to V _{DD}	0.3V
PV _{DD} to V _{DD}	±0.3V
PGND to GND	±0.3V
All Other Pins to GND	0.3V to $(V_{DD} + 0.3V)$
Output Short-Circuit Duration (to VDD	or GND)Continuous
Continuous Input Current (into any pin	n except power-supply
and output pins)	±20mA

Continuous Power Dissipation (T _A = +70°C	
32-Pin Thin QFN (derate 26.3mW/°C above	+70°C)2105.3mW
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Junction Temperature	
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = PV_{DD} = 3.0V, GND = 0, HPS = MUTE = GND, \overline{SHDN} = 3V, C_{BIAS} = 1\mu F, R_{IN} = R_F = 15k\Omega, R_L = \infty$. TA = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	C	ONDITION	NS	MIN	TYP	MAX	UNITS
Supply Voltage Range	V _{DD} /PV _{DD}	Inferred from PS	RR test		2.7		5.5	V
		Cro o alvar man ala	MAX976	5/MAX9767		12	28	
Quiescent Supply Current (IVDD + IPVDD)	I _{DD}	Speaker mode	MAX976	ô		7	17	mA
(1400 + 15400)		Headphone mod	de, HPS = \	√ _{DD}		7	17	
Shutdown Current	ISHDN	SHDN = GND				5	18	μΑ
Switching Time	tsw	Gain or input sw (MAX9765/MAX9	0			10		μs
Turn-On/Turn-Off Time		C _{BIAS} = 1µF, set	tled to 90%	6		250		
rum-On/rum-On Time	ton/off	$C_{BIAS} = 0.1 \mu F$, s	ettled to 9	0%		25		ms
Input Bias Current	I _{BIAS}					50		nA
Thermal Shutdown Threshold						150		°C
Thermal Shutdown Hysteresis						8		°C
Output Short-Circuit Current		To V _{DD} or GND				1.2		Α
STANDBY SUPPLY (SV _{DD})								
Ctondby Current	1	$V_{BIAS} = 1.25V, V_{DD} = 0V$			230	400		
Standby Current	Isvdd	V _{BIAS} = 1.5V, V _E	D = 3V				5	μΑ
OUTPUT AMPLIFIERS (SPEAKE	ER MODE)							
Output Offset Voltage	Vos	V _{OUT_+} - V _{OUT}	, A _V = 1V/\	/		10	45	mV
Davier Curphy Dejection Datio	DCDD	$V_{DD} = 2.7V \text{ to } 5.$	5V		72	85		٩D
Power-Supply Rejection Ratio	PSRR	f = 1kHz, V _{RIPPL}	E = 200 mV	P-P		72		dB
Outrout Bayes	D	f _{IN} = 1kHz, THD	+N = 1%,	$R_L = 8\Omega$		450		mW
Output Power	Pout	$T_A = +25^{\circ}C$ (Not		$R_L = 4\Omega$	400	750		
Total Harmonic Distortion Plus Noise	THE M	f _{IN} = 1kHz, BW = 2	= 22Hz to	$P_{OUT} = 200$ mW, $R_L = 8\Omega$		0.033		0/
	THD+N	22kHz		$P_{OUT} = 400$ mW, $R_L = 4\Omega$		0.065		%
Signal-to-Noise Ratio	SNR	$R_L = 8\Omega$, $V_{OUT} = 1.4V_{RMS}$, $BW = 22Hz$ to $22kHz$			89		dB	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = PV_{DD} = 3.0V, \ GND = 0, \ HPS = MUTE = GND, \ \overline{SHDN} = 3V, \ C_{BIAS} = 1\mu F, \ R_{IN} = R_F = 15k\Omega, \ R_L = \infty. \ T_A = T_{MIN} \ to \ T_{MAX}, \ unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)$

PARAMETER	SYMBOL	CONDITIO	NS	MIN	TYP	MAX	UNITS
Maximum Capacitive Load Drive	CL	No sustained oscillations			400		pF
Slew Rate	SR				1.4		V/µs
Crosstalk		f _{IN} = 10kHz			73		dB
OUTPUT AMPLIFIERS (HEADPH	ONE MODE)						
		$V_{DD} = 2.7V \text{ to } 5.5V$			95		
Power-Supply Rejection Ratio	PSRR	f = 1kHz, V _{RIPPLE} = 200m\	√P-P		75		dB
		f = 20kHz, V _{RIPPLE} = 200m	nV _{P-P}		50		
Output Power	Pour	$f_{IN} = 1kHz$, $THD+N = 1%$,	$R_L = 32\Omega$		40		mW
Output Fower	Роит	$T_A = +25^{\circ}C$ (Note 2)	$R_L = 16\Omega$	35	65		IIIVV
			$V_{OUT} = 0.7_{RMS},$ $R_L = 10k\Omega$		0.002		
Total Harmonic Distortion Plus Noise	THD+N	$f_{IN} = 1kHz$, BW = 22Hz to 22kHz	$P_{OUT} = 15$ mW, $R_L = 32\Omega$		0.005		%
			$P_{OUT} = 30$ mW, $R_L = 16\Omega$		0.004		
Signal-to-Noise Ratio	SNR	$R_L = 8\Omega$, $V_{OUT} = 1.4V_{RMS}$ BW = 20Hz to 22kHz	S,		89		dB
Slew Rate	SR				0.7		V/µs
Maximum Capacitive Load Drive	CL	No sustained oscillations			200		pF
Crosstalk		f _{IN} = 10kHz			79		dB
BIAS VOLTAGE (BIAS)							•
BIAS Voltage	V _{BIAS}			1.4	1.5	1.6	V
Output Resistance	RBIAS				50		kΩ
MICROPHONE AMPLIFIER GENE	RAL						
		D. 100kO	V _{DD} - V _{OH}		35	70	
Output Voltage Swins	\/c::=	$R_L = 100k\Omega$	V _{OL} - GND		50	400	m\/
Output Voltage Swing	Vout	Pt = 2k0	V _{DD} - V _{OH}		80	150	mV
		$R_L = 2k\Omega$	V _{OL} - GND		70	400	
Slew Rate	SR	$A_V = 10dB$			0.6		V/µs
Output Short-Circuit Current		To V _{DD} or GND			10		mA
Maximum Capacitive Load Drive	CL	No sustained oscillations			50		рF
DIFFERENTIAL INPUT AMPLIFIE	R (MICIN+, N	MICIN-)					
Input Offset Voltage	Vos				2	5	mV
Input Noise-Voltage Density	eN	I fini — 11/Hz	$A_V = 20dB$ $A_V = 40dB$		31 11.6		nV/√Hz
Total Harmonic Distortion Plus Noise	THD+N	VDD = 3V VOLIT = 0.35VDMC AV = 10dB			0.01		%
Small-Signal Bandwidth	BW _{-3dB}	A _V = 40dB, V _{OUT} = 100mV	/ _{P-P}		300		kHz
Input Resistance	R _{IN}	MICIN_ to GND			100		kΩ
	·	INIONATE TO GLAD					1

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = PV_{DD} = 3.0V, \ GND = 0, \ HPS = MUTE = GND, \ \overline{SHDN} = 3V, \ C_{BIAS} = 1\mu F, \ R_{IN} = R_F = 15k\Omega, \ R_L = \infty. \ T_A = T_{MIN} \ to \ T_{MAX}, \ unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)$

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
Input Resistance Matching	RMATCH				1		%
		MAX9765, A _V = 4dB	to 39dB		2	4	
Differential Gain Accuracy	Avdiff	MAX9766, A _V = 10dl	B to 45dB		2	4	%
		MAX9767, A _V = 10dl	B, 20dB, 30dB		2	4	
Common-Mode Rejection Ratio	CMRR	$A_V = 10dB$, $f_{IN} = 1kF$ $R_S = 2k\Omega$	Hz, V _{CM} = 200mV _{P-P} ,		60		dB
			$V_{DD} = 2.7V \text{ to } 5.5V$	62	80		
Power-Supply Rejection Ratio	PSRR	A _V = 10dB, output referred	f = 1kHz, V _{RIPPLE} = 200mV _{P-P}		80		dB
		reterred	f = 20kHz, V _{RIPPLE} = 200mV _{P-P}		68		
Common-Mode Input Voltage Range	V _{CM}				1		V
SINGLE-ENDED INPUT AMPLIFI	ER (AUXIN)						•
Input Offset Voltage	Vos				4	10	mV
Input Noise-Voltage Density	eN	$A_V = 20dB$, $f_{IN} = 1kF$	l z		73		nV/√Hz
Total Harmonic Distortion Plus Noise	THD+N	$A_V = 10$ dB, $f_{IN} = 1$ kHz, BW = 22Hz to 22kHz, $V_{OUT} = 0.7$ V _{RMS}			0.01		%
Small-Signal Bandwidth	BW _{-3dB}	$A_V = 20$ dB, $V_{OUT} = -$	100mV _{P-P}		200		kHz
Input Resistance	RIN				100		kΩ
Voltage Gain Accuracy	Ay				4		%
			$V_{DD} = 2.7V \text{ to } 5.5V$	65	80		
Power-Supply Rejection Ratio	PSRR	A _V = 10dB, output referred	f = 1kHz, V _{RIPPLE} = 200mV _{P-P}		76		dB
		reletted	f = 20kHz, V _{RIPPLE} = 200mV _{P-P}		58		
MICROPHONE BIAS OUTPUT (M	(ICBIAS)						•
Microphone Bias Output Voltage	VMICBIAS	$V_{DD} = 2.7V \text{ to } 5.5V,$	I _{LOAD} = 500μΑ	2.4	2.5	2.6	V
Output Noise-Voltage Density	eN	f = 1kHz			52		nV/√Hz
Davier Comply Dejection Datio	DCDD	$V_{DD} = 2.7V \text{ to } 5.5V$		63	72		40
Power-Supply Rejection Ratio	PSRR	f _{IN} = 1kHz, V _{RIPPLE} = 200mV _{P-P}			70		dB
DIGITAL INPUTS (MUTE, $\overline{\text{SHDN}}$,	INT/EXT)						
Input Voltage High	VIH			2			V
Input Voltage Low	V _{IL}					0.8	V
Input Leakage Current	I _{IN}					±1	μΑ
MAX9767 MICGAIN INPUT (TRI-	STATE PIN))						
Input Voltage High	VIH				V_{DD}		V
	VIII						
Input Voltage Low	VIL				GND		V

ELECTRICAL CHARACTERISTICS (continued)


 $(V_{DD} = PV_{DD} = 3.0V, \ GND = 0, \ HPS = MUTE = GND, \ \overline{SHDN} = 3V, \ C_{BIAS} = 1\mu F, \ R_{IN} = R_F = 15k\Omega, \ R_L = \infty. \ T_A = T_{MIN} \ to \ T_{MAX}, \ unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
HEADPHONE SENSE INPUT (HP	S)					
Input Voltage High	VIH		0.9 x V _{DD}			V
Input Voltage Low	VIL				0.7 x V _{DD}	V
Input Leakage Current	I _{IN}				±1	μΑ
2-WIRE SERIAL INTERFACE (SC	L, SDA, ADD) (MAX9765/MAX9766)				
Input Voltage High	VIH	$V_{DD} > 3.6V$ $V_{DD} \le 3.6V$	3			V
Input Voltage Low	VIL				0.8	V
Input Hysteresis				0.2		V
Input High Leakage Current	lін	V _{IN} = 3V			±1	μΑ
Input Low Leakage Current	I _{IL}	V _{IN} = 0V			±1	μΑ
Input Capacitance	C _{IN}			10		рF
Output Voltage Low	V _{OL}	I _{OL} = 3mA			0.4	V
Output Current High	Іон	V _{OH} = 3V			1	μΑ
TIMING CHARACTERISTICS (MA	X9765/MAX9	7766)				
Serial Clock Frequency	fscl				400	kHz
Bus Free Time Between STOP and START Conditions	tBUF		1.3			μs
START Condition Hold Time	thd:STA		0.6			μs
START Condition Setup Time	tsu:sta		0.6			μs
Clock Period Low	tLOW		1.3			μs
Clock Period High	thigh		0.6			μs
Data Setup Time	tsu:dat		100			ns
Data Hold Time	thd:dat	(Note 3)	0		0.9	μs
Receive SCL/SDA Rise Time	t _R	(Note 4)	20 + 0.1C _B		300	ns
Receive SCL/SDA Fall Time	t _F	(Note 4)	20 + 0.1C _B	_	300	ns
Transmit SDA Fall Time	tF	(Note 4)	20 + 0.1C _B	_	250	ns
Pulse Width of Suppressed Spike	tsp	(Note 5)		50		ns

- Note 1: All devices are 100% production tested at +25°C. All temperature limits are guaranteed by design.
- Note 2: POUT limits are tested by a combination of electrical and guaranteed by design.
- Note 3: A device must provide a hold time of at least 300ns for the SDA signal to bridge the undefined region of SCL's falling edge.
- Note 4: C_B = total capacitance of one of the bus lines in picofarads. Device tested with C_B = 400pF. 1k Ω pullup resistors connected from SDA/SCL to V_{DD} .
- Note 5: Input filters on SDA, SCL, and ADD suppress noise spikes less than 50ns.

Typical Operating Characteristics

 $(V_{DD} = PV_{DD} = 5V, BW = 22Hz \text{ to } 22kHz, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$



FREQUENCY (Hz)

OUTPUT POWER (W)

FREQUENCY (Hz)

Typical Operating Characteristics (continued)

 $(V_{DD} = PV_{DD} = 5V, BW = 22Hz \text{ to } 22kHz, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$

TOTAL HARMONIC DISTORTION PLUS NOISE TOTAL HARMONIC DISTORTION PLUS NOISE TOTAL HARMONIC DISTORTION PLUS NOISE vs. OUTPUT POWER (SPEAKER MODE) **vs. OUTPUT POWER (SPEAKER MODE)** vs. OUTPUT POWER (SPEAKER MODE) 100 $V_{DD} = 5V$ $V_{DD} = 3V$ $V_{DD} = 3V$ = 1kHz $R_L = 4\Omega$ $A_V = 4V/V$ $R_L = 4\Omega$ $R_{\rm I} = 4\Omega$ f = 1kHz $A_V = 4V/V$ 10 10 10 $A_V = 2V/V$ 1 THD+N (%) (%) N+QH1 THD+N (%) = 10kHz 0.1 0.1 0.1 f = 20Hz 0.01 0.01 0.01 f = 20Hz 20Hz 0.001 0.001 0.001 0.25 0.4 0.50 0.75 1.00 OUTPUT POWER (W) OUTPUT POWER (W) OUTPUT POWER (W) **TOTAL HARMONIC DISTORTION PLUS NOISE TOTAL HARMONIC DISTORTION PLUS NOISE TOTAL HARMONIC DISTORTION PLUS NOISE** vs. OUTPUT POWER (SPEAKER MODE) vs. OUTPUT POWER (SPEAKER MODE) vs. OUTPUT POWER (SPEAKER MODE) 100 100 100 $V_{DD} = 3V$ $V_{DD} = 5V$ $V_{DD} = 5V$ $R_L=8\Omega$ $R_1 = 8\Omega$ $R_L = 8\Omega$ $A_V = 2V/V$ = 1kHz = 1kHzf = 1kHz $\overline{A_V} = 4V/V$ $A_V = 2V/V$ 10 10 10 THD+N (%) (%) N+QH1 (%) N+QHJ f = 10kHz0.1 0.1 0.1 0.01 0.01 0.01 f = 20Hz = 20Hz = 20 Hz0.001 0.001 0.001 0.2 0.3 0.4 0.5 0.7 OUTPUT POWER (W) OUTPUT POWER (W) OUTPUT POWER (W) **TOTAL HARMONIC DISTORTION PLUS NOISE OUTPUT POWER vs. LOAD RESISTANCE OUTPUT POWER vs. LOAD RESISTANCE** vs. OUTPUT POWER (SPEAKER MODE) (SPEAKER MODE) (SPEAKER MODE) 1200 1000 100 $V_{DD} = 3V$ 900 1000 $A_V = 4V/V$ 10 800 **JUTPUT POWER (mW)** OUTPUT POWER (mW) 700 800 600 THD+N (%) f = 10kHz 600 500 0.1 400 400 300 200 0.01 200 f = 20Hz100 0 0.001

0.2 0.3

0.4

OUTPUT POWER (W)

05 06 07

0

10

100

LOAD RESISTANCE (Ω)

1k

10k


10

100

LOAD RESISTANCE (Ω)


Typical Operating Characteristics (continued)


 $(V_{DD} = PV_{DD} = 5V, BW = 22Hz \text{ to } 22kHz, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$





Typical Operating Characteristics (continued)


 $(V_{DD} = PV_{DD} = 5V, BW = 22Hz \text{ to } 22kHz, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$


















TOTAL HARMONIC DISTORTION PLUS NOISE

Typical Operating Characteristics (continued)

 $(V_{DD} = PV_{DD} = 5V, BW = 22Hz \text{ to } 22kHz, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$




OUTPUT POWER (mW)


LOAD RESISTANCE (Ω)


OUTPUT POWER (mW)


Typical Operating Characteristics (continued)


 $(V_{DD} = PV_{DD} = 5V, BW = 22Hz \text{ to } 22kHz, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$



























Typical Operating Characteristics (continued)


 $(V_{DD} = PV_{DD} = 5V, BW = 22Hz \text{ to } 22kHz, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$















TOTAL HARMONIC DISTORTION PLUS NOISE











Typical Operating Characteristics (continued)

 $(V_{DD} = PV_{DD} = 5V, BW = 22Hz \text{ to } 22kHz, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$


DIFFERENTIAL MICROPHONE AMPLIFIER LARGE-SIGNAL TRANSIENT RESPONSE




DIFFERENTIAL MICROPHONE AMPLIFIER OVERDRIVEN OUTPUT




TOTAL HARMONIC DISTORTION PLUS NOISE vs. Frequency (Single-Ended Input)




TOTAL HARMONIC DISTORTION PLUS NOISE vs. Frequency (Single-Ended Input)




TOTAL HARMONIC DISTORTION PLUS NOISE vs. Output amplitude (Single-Ended Input)




TOTAL HARMONIC DISTORTION PLUS NOISE vs. OUTPUT AMPLITUDE (SINGLE-ENDED INPUT)



POWER-SUPPLY REJECTION RATIO vs. FREQUENCY (SINGLE-ENDED INPUT




INPUT-REFERRED NOISE (SINGLE-ENDED INPUT




Typical Operating Characteristics (continued)


 $(V_{DD} = PV_{DD} = 5V, BW = 22Hz \text{ to } 22kHz, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$




SINGLE-ENDED MICROPHONE AMPLIFIER OVERDRIVEN OUTPUT




SUPPLY CURRENT vs. SUPPLY VOLTAGE (HEADPHONE MODE)




SINGLE-ENDED MICROPHONE AMPLIFIER LARGE-SIGNAL TRANSIENT RESPONSE



SUPPLY CURRENT vs. SUPPLY VOLTAGE (SPEAKER MODE)



SHUTDOWN SUPPLY CURRENT vs. SUPPLY VOLTAGE



Pin Description

PIN			FUNCTION			
MAX9765	MAX9766	MAX9767	NAME	FUNCTION		
1	1	1	SHDN	Active-Low Shutdown. Connect SHDN to VDD for normal operation.		
2, 7, 18	2, 7, 18	2, 7, 8, 18, 23, 24, 27, 32	N.C.	No Connection. Not internally connected.		
3	3	6	OUTL+	Left-Channel Bridged Amplifier Positive Output. OUTL+ also serves as the left-channel headphone amplifier output.		
4, 21	4, 21	4, 21	PV_{DD}	Output Amplifier Power Supply. Connect PVDD to VDD.		
5, 20	5, 20	5, 20	PGND	Power Ground. Connect PGND to GND.		
6	6	3	OUTL-	Left-Channel Bridged Amplifier Negative Output		
8	8	_	INL2	Left-Channel Input 2		
9	9	_	INL1	Left-Channel Input 1		
10	10	10	MICIN+	Differential Microphone Amplifier Noninverting Input		
11	11	11	MICIN-	Differential Microphone Amplifier Inverting Input		
12	12	12	AUXIN	Single-Ended Microphone Amplifier Input		
13	13	13	V_{DD}	Power Supply		
14	14	14	SV _{DD}	Standby Power Supply. Connect to a standby power supply that is always on, or connect to V _{DD} through a Schottky diode and bypass with a 220µF capacitor to GND. Short to V _{DD} if clickless operation is not essential.		
15	15	15	MICBIAS	Microphone Bias Output. Bypass MICBIAS with a 1µF capacitor to GND.		
16	_	_	MICOUT	Microphone Amplifier Output		
17	17	_	GAINR	Right-Channel Gain Set		
19	_	19	OUTR-	Right-Channel Bridged Amplifier Negative Output		
22	22	22	OUTR+	Right-Channel Bridged Amplifier Positive Output. OUTR+ also serves as the right-channel headphone amplifier output.		
23	_	_	ADD	Address Select. A logic high sets the address LSB to 1, a logic low sets the address LSB to 0.		
24	24	_	SDA	Bidirectional Serial Data I/O		
25	25	_	SCL	Serial Clock Line		
26, 29	26, 29	29	GND	Ground		
27	27	_	INR2	Right-Channel Input 2		
28	28	_	INR1	Right-Channel Input 1		
30	30	_	HPS	Headphone Sense Input		
31	31	31	BIAS	DC Bias Bypass. See <i>BIAS Capacitor</i> section for capacitor selection. Connect C _{BIAS} capacitor from BIAS to GND.		
32	32	_	GAINL	Left-Channel Gain Set		
_	16	16	MICOUT+	Microphone Amplifier Positive Output		

Pin Description (continued)

	PIN		NAME	FUNCTION
MAX9765	MAX9766	MAX9767	NAME	FUNCTION
_	19	17	MICOUT-	Microphone Amplifier Negative Output
_	23	_	GAINM	Mono Mode Gain Set
_	_	9	INL	Left-Channel Input
_	_	25	ĪNT/EXT	Internal (Differential) or External (Single-Ended) Input Select. Drive INT/EXT low to select internal or high to select external microphone amplifier.
_	_	26	MICGAIN	Microphone Amplifier Gain Set. Tri-State Pin. Connect to V_{DD} for gain = 10dB, float for gain = 20dB, and to GND for gain = 30dB.
_	_	28	INR	Right-Channel Input
_	_	30	MUTE	Mute Input
	_	_	EP	Exposed Pad. Connect to ground plane of PC board to optimize heatsinking.

Detailed Description

The MAX9765/MAX9766/MAX9767 feature 750mW BTL speaker amplifiers, 65mW headphone amplifiers, input multiplexers, headphone sensing, differential and single-ended input microphone amplifiers, and comprehensive click-and-pop suppression. The MAX9765/MAX9766 are controlled through an I²C-compatible, 2-wire serial interface. The MAX9767 is controlled through three logic inputs: MUTE, SHDN, INT (see Selector Guide). The MAX9765 family features exceptional PSRR (95dB at 1kHz), allowing these devices to operate from noisy digital supplies without the need for a linear regulator.

The speaker amplifiers use a BTL configuration. The MAX9765/MAX9766 main amplifiers are composed of an input amplifier and an output amplifier. Resistor R_{IN} sets the input amplifier's gain, and resistor R_F sets the output amplifier's gain. The output of these two amplifiers serves as the input to a slave amplifier configured as an inverting unity-gain follower. This results in two outputs, identical in magnitude, but 180° out of phase. The overall gain of the speaker amplifiers is twice the product of the two amplifier gains (see *Gain-Setting Resistor* section). A unique feature of this architecture is that there is no phase inversion from input to output. The MAX9767 does not use a two-stage input amplifier and therefore has phase inversion from input to output.

When configured as a headphone (single-ended) amplifier, the slave amplifier is disabled, muting the speaker and the main amplifier drives the headphone. The MAX9765/MAX9766/MAX9767 can deliver 700mW of

continuous average power into a 4Ω load with less than 1% THD+N in speaker mode. The MAX9765/MAX9766 can deliver 70mW of continuous average power into a 16 Ω load with less than 1% THD+N in headphone mode. The speaker amplifiers also feature thermal-overload and short-circuit current protection.

All devices feature microphone amplifiers with both differential and single-ended inputs. Differential input is intended for use with internal microphones. Single-ended input is intended for use with external (auxiliary) microphones. The differential input configuration is particularly effective when layout constraints force the microphone amplifier to be physically remote from the ECM microphone and/or the rest of the audio circuitry. The MAX9766/MAX9767 feature a complementary output, creating an ideal interface with CODECs and other devices with differential inputs. All devices also feature an internal microphone bias generator.

Amplifier Common-Mode Bias

These devices feature an internally generated common-mode bias voltage of 1.5V referenced to GND. BIAS provides both click-and-pop suppression and sets the DC bias level for the audio signal. BIAS is internally connected to the noninverting input of each speaker amplifier (see *Typical Application Circuit*). Choose the value of the bypass capacitor as described in the *BIAS Capacitor* section.

Input Multiplexer

The MAX9765/MAX9766 feature a 2:1 input multiplexer on the front end of each amplifier. The multiplexer is controlled by bit 1 in the control register. A logic low




Figure 1. Using the Input Multiplexer for Gain Setting

selects input IN_1 and a logic high selects input IN_2. Both right- and left-channel multiplexers are controlled by the same input.

The input multiplexer can also be used to further expand the number of gain options available from the MAX9765/MAX9766. Connect the audio source to the device through two different input resistors for multiple gain configurations (Figure 1). Additionally, the input multiplexer allows a speaker equalization network to be switched into the speaker signal path. This is typically useful in optimizing acoustic response from speakers with small physical dimensions.

Mono Mode

The mono MAX9766 incorporates a mixer/attenuator (see *Functional Diagram*). In speaker (mono) mode, the mixer/attenuator combines the two stereo inputs (INL_ and INR_) and attenuates the resultant signal by a factor of 2. This allows for full reproduction of a stereo signal through a single speaker while maintaining optimum headroom. The resistor connected between GAINM and OUTL+ sets the device gain in speaker mode. This allows the speaker amplifier to have a different gain and feedback network from the headphone amplifier.

Headphone Sense Disable Input

The headphone sensing function can be disabled by the HPS_D bit (MAX9765/MAX9766). HPS_D bit determines whether the device is in automatic-detection mode, or fixed-mode operation.

Headphone Sense Input (HPS)

When the MAX9765/MAX9766 are in automatic headphone-detection mode, the state of the headphone sense input (HPS) determines the operating mode of the device. A voltage on HPS less than $0.7 \times V_{DD}$ sets the device to speaker mode. A voltage greater than $0.9 \times V_{DD}$ disables the inverting bridge amplifier (OUT_-), which mutes the speaker amplifier and sets the device into headphone mode.

Connect HPS to the control pin of a 3-wire headphone jack as shown in Figure 2. With no headphone present, the resistive voltage-divider created by R1 and R2 sets the voltage on HPS to 44mV, setting the device to speaker mode. When a headphone plug is inserted into the jack, the control pin is disconnected from the tip contact, and HPS is pulled to VDD through R1, setting the device into headphone mode. Place a resistor in series with the control pin and HPS (R3) to prevent any audio signal from coupling into HPS when the device is in speaker mode.

Shutdown

The MAX9765/MAX9766/MAX9767 feature a 5µA, low-power shutdown mode that reduces quiescent current consumption and extends battery life. The drive and microphone amplifiers and the bias circuitry are disabled, the amplifier outputs (OUT_/MIC_) go high impedance, and BIAS and MICBIAS are driven to GND. The digital section of the MAX9765/MAX9766 remains active when the device is shut down through the interface. A logic high on bit 0 of the SHDN register places the MAX9765/MAX9766 in shutdown. A logic low enables the device. A logic low on the SHDN input places the devices into shutdown mode, disables the interface, and resets the I²C registers to a default state. A logic high on SHDN enables the devices.

MUTE

All devices feature a mute mode. When the device is muted, the input is disconnected from the amplifiers. MUTE only affects the power amplifiers, and does not shut down the device. The MAX9765/MAX9766 MUTE mode is selected by writing to the MUTE register (see Command Byte Definitions). The left and right channels can be independently muted. The MAX9767 features an active-high MUTE input that mutes both channels.

INT/EXT

The MAX9767 microphone amplifier input configuration is controlled by the INT/EXT input. A logic low In INT/EXT selects internal (differential) microphone mode. A logic high selects external (single-ended) mode.

Click-and-Pop Suppression

The MAX9765/MAX9766/MAX9767 feature Maxim's patented comprehensive click-and-pop suppression. During startup and shutdown, the common-mode bias voltage of the amplifiers is slowly ramped to and from the DC bias point using an S-shaped waveform. In headphone mode, this waveform shapes the frequency spectrum, minimizing the amount of audible compo-

nents present at the headphone. In speaker mode, the BTL amplifiers start up in the same fashion as in headphone mode. When entering shutdown, both amplifier outputs ramp to GND quickly and simultaneously. The devices can also be connected to a standby power source that ensures that the device undergoes its full shutdown cycle even after power has been removed. The value of the capacitor on the BIAS pin affects the click-and-pop energy. For optimum click/pop performance, use a 1µF capacitor.

Standby Power Supply (SVDD)

The MAX9765/MAX9766/MAX9767 feature a patented system that provides clickless power-down when power is removed from the device. SVDD is an **optional** secondary supply that powers the device through its shutdown cycle when VDD is removed. During this cycle, the amplifier output DC level slowly ramps to GND, ensuring clickless power-down. If clickless power-down is required, connect SVDD to either a secondary power supply that is always on, or connect a reservoir capacitor from SVDD to GND. SVDD does not need to be connected to either a secondary power supply or reservoir capacitor for normal device operation. If click-and-pop suppression during power-down is not required, connect SVDD to VDD directly.

The clickless power-down cycle only occurs when the device is in headphone mode. The speaker mode is inherently clickless, the differential architecture cancels the DC shift across the speaker. The MAX9765/MAX9766/MAX9767 BTL outputs are pulled to GND quickly and simultaneously, resulting in no audible components. If the MAX9765/MAX9766/MAX9767 are only used as speaker amplifiers, then reservoir capacitors or secondary supplies are not necessary.

When using a reservoir capacitor, a 220 μ F capacitor provides optimum charge storage for the shutdown cycle for all conditions. If a smaller reservoir capacitor is desired, decrease the size of CBIAS. A smaller CBIAS causes the output DC level to decay at a faster rate, increasing the audible content at the speaker, but reducing the duration of the shutdown cycle.

Digital Interface

The MAX9765/MAX9766 feature an I²C/SMBus-compatible 2-wire serial interface consisting of a serial data line (SDA) and a serial clock line (SCL). SDA and SCL facilitate bidirectional communication between the MAX9765/MAX9766 and the master at clock rates up to 400kHz. Figure 3 shows the 2-wire interface timing diagram. The MAX9765/MAX9766 are transmit/receive slave-only devices, relying upon a master to generate a clock signal. The master (typically a microcontroller) ini-




Figure 2. HPS Configuration Circuit

tiates data transfer on the bus and generates SCL to permit that transfer.

A master device communicates to the MAX9765/MAX9766 by transmitting the proper address followed by a command and/or data words. Each transmit sequence is framed by a START (S) or REPEATED START (S_r) condition and a STOP (P) condition. Each word transmitted over the bus is 8 bits long and is always followed by an acknowledge clock pulse.

The MAX9765/MAX9766 SDA and SCL amplifiers are open-drain outputs requiring a pullup resistor to generate a logic-high voltage. Series resistors in line with SDA and SCL are optional. These series resistors protect the input stages of the devices from high-voltage spikes on the bus lines, and minimize crosstalk and undershoot of the bus signals.

Bit Transfer

One data bit is transferred during each SCL clock cycle. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high are control signals (see *START and STOP Conditions* section). SDA and SCL idle high when the I²C bus is not busy.

START and STOP Conditions

When the serial interface is inactive, SDA and SCL idle high. A master device initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA while SCL is high (Figure 4). A START condition from the master signals the beginning of a transmission to the MAX9765/MAX9766. The master terminates transmission by issuing the STOP condition; this frees the bus. If a REPEAT-ED START condition is generated instead of a STOP condition, the bus remains active. When a STOP condition or incorrect address is detected, the




Figure 3. 2-Wire Serial Interface Timing Diagram

MAX9765/MAX9766 internally disconnects SCL from the serial interface until the next START condition, minimizing digital noise and feedthrough.

Early STOP Conditions

The MAX9765/MAX9766 recognize a STOP condition at any point during the transmission except if a STOP condition occurs in the same high pulse as a START condition (Figure 5). This condition is not a legal I²C format; at least one clock pulse must separate any START and STOP conditions.

REPEATED START Conditions

A REPEATED START (S_r) condition may indicate a change of data direction on the bus. Such a change occurs when a command word is required to initiate a read operation. S_r may also be used when the bus master is writing to several I²C devices and does not want to relinquish control of the bus. The MAX9765/MAX9766 serial interface supports continuous write operations with or without an S_r condition separating them. Continuous read operations require S_r conditions because of the change in direction of data flow.

Acknowledge Bit (ACK)

The acknowledge bit (ACK) is the ninth bit attached to any 8-bit data word. The receiving device always generates ACK. The MAX9765/MAX9766 generate an ACK when receiving an address or data by pulling SDA low during the night clock period. When transmitting data, the MAX9765/MAX9766 wait for the receiving device to generate an ACK. Monitoring ACK allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful




Figure 4. START/STOP Conditions

data transfer, the bus master should reattempt communication at a later time.

Slave Address

The bus master initiates communication with a slave device by issuing a START condition followed by a 7-bit slave address (Figure 6). When idle, the MAX9765/MAX9766 wait for a START condition followed by its slave address. The serial interface compares each address value bit-by-bit, allowing the interface to power down immediately if an incorrect address is detected. The LSB of the address word is the Read/Write (R/W) bit. R/W indicates whether the master is writing to or reading from the MAX9765/MAX9766 (R/W = 0 selects the write condition, R/W = 1 selects the read condition). After receiving the proper address, the MAX9765/MAX9766 issue an ACK by pulling SDA low for one clock cycle.

The MAX9765 has a factory-/user-programmed address (Table 1). Address bits A6-A1 are preset, while A0 is set by ADD. Connecting ADD to GND sets A0 = 0. Connecting ADD to V_{DD} sets A0 = 1. The




Figure 5. Early STOP Condition




Figure 6. Slave Address Byte Definition

MAX9766 has a factory-programmed address. All 7 address bits are preset.

Write Data Format

There are three registers that configure the MAX9765/MAX9766: the MUTE register, SHDN register, and control register. In write data mode ($R/\overline{W}=0$), the register address and data byte follow the device address (Figure 7).

MUTE Register

The MUTE register (01hex) is a read/write register that sets the MUTE status of the device. Bit 3 (MUTEL) of the MUTE register controls the left channel, bit 4 (MUTER) controls the right channel. A logic high mutes the respective channel, a logic low brings the channel out of mute.

SHDN Register

The SHDN register (02hex) is a read/write register that controls the power-up state of the device. A logic high in bit 0 of the SHDN register shuts down the device; a

Table 1. HPS Setting (MAX9765/MAX9766)

HPS_D BIT	HPS	SPKR/ HP BIT	MODE
0	0	X	BTL
0	1	X	SE
1	X	0	BTL
1	X	1	SE

Table 2. I²C Slave Addresses

ADD CONNECTION	I ² C ADDRESS
GND	100 1000
V_{DD}	100 1001
SDA	100 1010
SCL	100 1011

Table 3. MUTE Register Format

REGISTER ADDRESS		0000 0001		
BIT	NAME	VALUE DESCRIPTION		
7	Х	Don't Care	_	
6	Х	Don't Care	_	
5	Χ	Don't Care	_	
4	MUTER	0*	Unmute right channel	
4	MUTER	1	Mute right channel	
3	MUTEL	0*	Unmute left channel	
3	MOTEL	1	Mute left channel	
2	Х	Don't Care	_	
1	Х	Don't Care	_	
0	Х	Don't Care	_	

^{*}Default state.

logic low turns on the device. A logic high is required in bits 2 to 7 to reset all registers to their default register settings.

Control Register

The control register (03hex) is a read/write register that determines the device configuration. Bit 1 (INT/IN2) controls the input multiplexer, a logic high selects input 1, a logic low selects input 2. Bit 2 (HPS_EN) controls the headphone sensing. A logic low configures the device in automatic headphone detection mode. A logic high disables the HPS input. Bit 3 (INT/EXT) controls the microphone amplifier inputs. A logic low

Table 4. SHDN Register Format

	GISTER DRESS	00	000 0010
BIT	NAME	VALUE	DESCRIPTION
7	RESET	0*	_
1	HESEI	1	Reset device
6	DECET	0*	_
O	RESET	1	Reset device
5	DECET	0*	_
5	RESET	1	Reset device
4	DECET	0*	_
4	RESET	1	Reset device
3	RESET	0*	_
3	NESET	1	Reset device
2	RESET	0*	_
	NESEI	1	Reset device
1	Χ	Don't Care	_
0	SHDN	0*	Normal operation
	SHUN	1	Shutdown

^{*}Default state.

Table 5. Control Register Format

1	EGISTER DDRESS		0000 0011
BIT	NAME	VALUE	DESCRIPTION
7	MG2		Microphone amplifier
6	MG1		gain set; 3-bit code sets
5	MG0		the gain of the microphone amplifiers (Table 6)
		0*	Speaker mode selected
4	SPKR/HP	1	Headphone mode selected
		0*	Differential input selected
3	ĪNT/EXT	1	Single-ended input selected
		0*	Automatic headphone detection enabled
2	HPS_D	1	Automatic headphone detection disabled (HPS ignored)
1	ĪN1/IN2	0*	Input 1 selected
<u>'</u>	IIN I/IINZ	1	Input 2 selected
0	X	Don't Care	_

S	ADDRESS	WR	ACK	COMMAND	ACK	DATA	ACK	Р
	7 BITS			8 BITS		8 BITS		1
	I ² C SLAVE ADD SELECTS DE\			REGISTER ADDRI SELECTS REGISTER WRITTEN TO.	TO BE	REGIST	ER DATA	•

S	ADDRESS	WR	ACK	COMMAND	ACK	S	ADDRESS	WR	ACK	DATA	Р
	7 BITS			8 BITS			7 BITS			8 BITS	1
	I ² C SLAVE ADD SELECTS DEV			REGISTER ADDRI SELECTS REGIS TO BE READ.	TER		I ² C SLAVE ADDI SELECTS DEV			DATA FROM SELECTED REGIS	

Figure 7. Write/Read Data Format Example

selects differential (internal) input mode. A logic high selects single-ended (external) input mode. Bit 4 (SPKR/HP) selects the amplifier operating mode when HPS_EN = 1. A logic high selects speaker mode, a logic low selects headphone mode. Bits 5 to 7 (MG0-2) control the gain of the microphone amplifiers (Table 5).

Read Data Format

In read mode (R/ \overline{W} = 1), the MAX9765/MAX9766 write the contents of the selected register to the bus. The direction of the data flow reverses following the address acknowledge by the MAX9765/MAX9766. The master device reads the contents of all registers,

Table 6. Microphone Gain Setting

MG2	MG1	MG0	MAX9765 DIFF GAIN (dB)	MAX9766 DIFF GAIN (dB)	SINGLE-ENDED GAIN (dB)
0*	0*	0*	4	10	10
0	0	1	9	15	15
0	1	0	14	20	20
0	1	1	19	25	25
1	0	0	24	30	29
1	0	1	29	35	34
1	1	0	34	40	36
1	1	1	39	45	40

^{*}Default state.

including the read-only status register. Table 7 shows the status register format. Figure 7 shows an example read data sequence.

I²C Compatibility

The MAX9765/MAX9766 are compatible with existing I²C systems. SCL and SDA are high-impedance inputs; SDA has an open drain that pulls the data line low during the ninth clock pulse. The communication protocol supports the standard I²C 8-bit communications. The general call address is ignored. The MAX9765/MAX9766 addresses are compatible with the 7-bit I²C addressing protocol only. No 10-bit formats are supported.

Applications Information

BTL Amplifiers

The MAX9765/MAX9766/MAX9767 feature speaker amplifiers designed to drive a load differentially, a configuration referred to as bridge-tied load (BTL). The BTL configuration (Figure 8) offers advantages over the single-ended configuration, where one side of the load is connected to ground. Driving the load differentially doubles the output voltage compared to a single-ended amplifier under similar conditions. Thus, the devices' differential gain is twice the closed-loop gain of the input amplifier. The effective gain is given by:

$$A_{VD} = 2 \times \frac{R_F}{R_{IN}}$$

Substituting 2 x V_{OUT(P-P)} for V_{OUT(P-P)} into the following equations yields four times the output power due to doubling of the output voltage:

$$V_{RMS} = \frac{V_{OUT(P-P)}}{2\sqrt{2}}$$

$$P_{OUT} = \frac{V_{RMS}^{2}}{R_{L}}$$

Since the outputs are differential, there is no net DC voltage across the load. This eliminates the need for DC-blocking capacitors required for single-ended amplifiers. These capacitors can be large, expensive, consume board space, and degrade low-frequency performance.

Single-Ended Headphone Amplifier

The MAX9765/MAX9766 can be configured as single-ended headphone amplifiers through software or by sensing the presence of a headphone plug (HPS). In headphone mode, the inverting output of the BTL amplifier is disabled, muting the speaker. The gain is 1/2 that of the device in speaker mode, and the output power is reduced by a factor of 4.

In headphone mode, the load must be capacitively coupled to the device, blocking the DC bias voltage from the load (see *Typical Application Circuit and Output-Coupling Capacitor section*).

Microphone Amplifiers

Differential Microphone Amplifier

The MAX9765/MAX9766/MAX9767 feature a low-noise, high CMRR, differential input microphone amplifier. The differential input structure is almost essential in noisy digital systems where amplification of low-amplitude analog signals is necessary such as notebooks and PDAs. When properly employed, the differential input architecture offers the following advantages:

Table 7. Status Register Format

REGISTE	R ADDRESS		0000 0000
BIT	NAME	VALUE	DESCRIPTION
7	TLIDM	0	Device temperature below thermal limit
/	THRM	1	Device temperature exceeding thermal limit
6	AMDD	0	OUTR- current below current limit
6	AMPR-	1	OUTR- current exceeding current limit
Г	AMDD.	0	OUTR+ current below current limit
5	AMPR+	1	OUTR+ current exceeding current limit
4	AMPL-	0	OUTL- current below current limit
4	AIVIPL-	1	OUTL- current exceeding current limit
3	AMPL+	0	OUTL+ current below current limit
3	AIVIPL+	1	OUTL+ current exceeding current limit
2	LIDOTO	0	Device in speaker mode
2	HPSTS	1	Device in headphone mode
1	Х	Don't Care	-
0	Х	Don't Care	_

- · Improved PSRR.
- Higher ground noise immunity.
- Microphone and preamplifier can be placed physically farther apart, easing PC board layout requirements.

Common-Mode Rejection Ratio

Common-mode rejection ratio (CMRR) refers to an amplifier's ability to reject any signal applied equally to both inputs. In the case of amplifying a low-level microphone signal in noisy digital environments, CMRR is a key figure of merit. In audio circuits, CMRR is given by:

$$CMRR(dB) = \frac{A_{DM}}{A_{CM}} = \frac{V_{INDIFF}}{\Delta V_{INCM}}$$

where ADM is the differential gain, ACM is the common-mode gain, ΔV_{INCM} is the change in input common-mode voltage (IN+ and IN- connected together), and V_{INDIFF} is the differential input voltage.

Typical input voltage magnitudes are small enough such that the output is not clipped in either differential or common-mode application. The MAX9765/MAX9766/MAX9767 differential microphone amplifier architecture CMRR actually improves as ADM increases—an additional advantage to the use of differential inputs.




Figure 8. Bridge-Tied Load Configuration

Power Dissipation and Heat Sinking

Under normal operating conditions, the MAX9765/MAX9766/MAX9767 can dissipate a significant amount of power. The maximum power dissipation for each package is given in the *Absolute Maximum Ratings* section under Continuous Power Dissipation or can be calculated by the following equation:

$$P_{\text{DISSPKG}(MAX)} = \frac{T_{\text{J}(MAX)} - T_{\text{A}}}{\theta_{\text{JA}}}$$

where $T_{J(MAX)}$ is +150°C, T_A is the ambient temperature, and θ_{JA} is the reciprocal of the derating factor in °C/W as specified in the *Absolute Maximum Ratings*

section. For example, θ_{JA} of the QFN package is $+42^{\circ}\text{C/W}$.

The increase in power delivered by the BTL configuration directly results in an increase in internal power dissipation over the single-ended configuration. The maximum power dissipation for a given VDD and load is given by the following equation:

$$P_{DISS(MAX)} = \frac{2V_{DD}^2}{\pi^2 R_L}$$

If the power dissipation for a given application exceeds the maximum allowed for a given package, either reduce V_{DD}, increase load impedance, decrease the ambient temperature, or add heatsinking to the device. Large output, supply, and ground PC board traces improve the maximum power dissipation in the package.

Thermal-overload protection limits total power dissipation in these devices. When the junction temperature exceeds +150°C, the thermal-protection circuitry disables the amplifier output stage. The amplifiers are enabled once the junction temperature cools by 8°C. This results in a pulsing output under continuous thermal-overload conditions as the device heats and cools.

Component Selection *Gain-Setting Resistors*

External feedback components set the gain of the MAX9765/MAX9766/MAX9767. Resistor R_{IN} sets the gain of the input amplifier (A_{VIN}) and resistor R_F sets the gain of the second-stage amplifier (A_{VOUT}):

$$A_{VIN} = -\left(\frac{15k\Omega}{R_{IN}}\right), A_{VOUT} = -\left(\frac{R_F}{15k\Omega}\right)$$

Combining A_{VIN} and A_{VOUT} , R_{IN} and R_{F} set the single-ended gain of the device as follows:

$$A_{V} = A_{VIN} \times A_{VOUT} = -\left(\frac{15k\Omega}{R_{IN}}\right) \times -\left(\frac{R_{F}}{15k\Omega}\right) = +\left(\frac{R_{F}}{R_{IN}}\right)$$
(MAX9765/MAX9766)

$$A_{VIN} = -\frac{R_F}{R_{IN}} \quad (MAX9767)$$

As shown, the two-stage amplifier architecture results in a noninverting gain configuration, preserving relative phase through the MAX9765/MAX9766. The gain of the device in BTL mode is twice that of the single-ended mode. Choose R_{IN} between $10k\Omega$ and $15k\Omega$ and R_F between $15k\Omega$ and $100k\Omega$.

Input Filter

The input capacitor (C_{IN}), in conjunction with R_{IN} , forms a highpass filter that removes the DC bias from an incoming signal. The AC-coupling capacitor allows the amplifier to bias the signal to an optimum DC level. Assuming zero-source impedance, the -3dB point of the highpass filter is given by:

$$f_{-3dB} = \frac{1}{2\pi R_{IN} C_{IN}}$$

Choose R_{IN} according to the *Gain-Setting Resistors* section. Choose the C_{IN} such that f-3dB is well below the lowest frequency of interest. Setting f-3dB too high affects the amplifier's low-frequency response. Use capacitors whose dielectrics have low-voltage coefficients, such as tantalum or aluminum electrolytic. Capacitors with high-voltage coefficients, such as ceramics, may result in an increased distortion at low frequencies.

Other considerations when designing the input filter include the constraints of the overall system, the actual frequency band of interest, and click-and-pop suppression. Although high-fidelity audio calls for a flat gain response between 20Hz and 20kHz, portable voice-reproduction devices such as cellular phones and two-way radios need only concentrate on the frequency range of the spoken human voice (typically 300Hz to 3.5kHz). In addition, speakers used in portable devices typically have a poor response below 150Hz. Taking these two factors into consideration, the input filter may not need to be designed for a 20Hz to 20kHz response, saving both board space and cost due to the use of smaller capacitors.

Output-Coupling Capacitor

The MAX9765/MAX9766/MAX9767 require output-coupling capacitors to operate in single-ended (headphone) mode. The output-coupling capacitor blocks the DC component of the amplifier output, preventing DC current from flowing to the load. The output capacitor and the load impedance form a highpass filter with a -3dB point determined by:

$$f_{-3dB} = \frac{1}{2\pi R_L C_{OUT}}$$

As with the input capacitor, choose C_{OUT} such that f_{-3dB} is well below the lowest frequency of interest. Setting f_{-3dB} too high affects the amplifier's low-frequency response.

Load impedance is a concern when choosing Cout. Load impedance can vary, changing the -3dB point of the output filter. A lower impedance increases the corner frequency, degrading low-frequency response. Select Cout such that the worst-case load/Cout combination yields an adequate response. Select capacitors with low ESR.

BIAS Capacitor

BIAS is the output of the internally generated 1.5VDC bias voltage. The BIAS bypass capacitor, CBIAS, improves PSRR and THD+N by reducing power supply and other noise sources at the common-mode bias node, and also generates the clickless/popless, start-up/shutdown DC bias waveforms for the speaker amplifiers. Bypass BIAS with a 1µF capacitor to GND.

Smaller capacitor values produce faster turn-on/off times and may impact the click/pop levels.

Supply Bypassing


Proper power-supply bypassing ensures low-noise, low-distortion performance. Place a $0.1\mu F$ ceramic capacitor from V_{DD} to GND. Add additional bulk capacitance as required by the application. Bypass PV_{DD} with a $100\mu F$ capacitor to GND. Locate bypass capacitors as close to the device as possible.

Layout and Grounding


Good PC board layout is essential for optimizing performance. Use large traces for the power-supply inputs and amplifier outputs to minimize losses due to parasitic trace resistance, as well as route heat away from the device. Good grounding improves audio performance, minimizes crosstalk between channels, and prevents any digital switching noise from coupling into the audio signal. If digital signal lines must cross over or under audio signal lines, ensure that they cross perpendicular to each other.

The MAX9765/MAX9766/MAX9767 thin QFN packages feature exposed thermal pads on their undersides. This pad lowers the package's thermal resistance by providing a direct heat conduction path from the die to the printed circuit board. Connect the pad to signal ground by using a large pad, or multiple vias to the ground plane.


Typical Application Circuit



Functional Diagrams




Functional Diagrams (continued)





____ /N/1XI/VI


Functional Diagrams (continued)



Pin Configurations







Selector Guide

PART	CONTROL INTERFACE	SPEAKER AMPLIFIER	INPUT MULTIPLEXER	HEADPHONE AMPLIFIER	MICROPHONE AMPLIFIER OUTPUT
MAX9765	I ² C compatible	Stereo	1	Stereo	Single ended
MAX9766	I ² C compatible	Mono	✓	Stereo	Differential
MAX9767	Parallel	Stereo	_	_	Differential


Chip Information

MAX9765 TRANSISTOR COUNT: 4829 MAX9766 TRANSISTOR COUNT: 4533 MAX9767 TRANSISTOR COUNT: 4731

PROCESS: BiCMOS

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



				CC	OMMO	I DIME	NSIO	NS					E	XPOS	SED P.	AD V	ARIAT	IONS	;
PKG.		16L 5x5			20L 5x5		П	28L 5x5	j		32L 5x5		PKG.		D2			E2	
SYMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	T1655-1	3.00		3.20	3.00	3.10	3.20
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	T2055-2	3.00	3.10		3.00	3.10	3.20
A3	-	0.20 REF).20 REF			0.20 RE	F.		0.20 REF		T2855-1	3.15	3.25		3.15	3.25	3.35
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30	T2855-2	2.60				2.70	2.80
D	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	T3255-2	3.00	3.10	3.20	3.00	3.10	3.20
E	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10							
8		0.80 BS	C.		0.65 BS	C.		0.50 BS	C.		0.50 BS	C.							
k	0.25	-	-	0.25	-		0.25	-	-	0.25	-	-							
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50							
N		16			20			28			32								
ND		4			5			7		l	8								
NE JEDEC		4 WHHB			5 WHHC			7 WHHD	-1		8 WHHD	-2							
JEDEC OTES: 1. DIME		WHHB			WHHC			WHHD	-1			-2							
DTES: 1. DIME 2. ALL D	IMENSI	WHHB	IN MILLI	METERS	WHHC			WHHD	1			-2							
DTES: 1. DIME 2. ALL C 3. N IS 1 4. THE 1 SPP-0	HE TOT	WHHB IG & TOL DNS ARE AL NUME AL #1 IDE FAILS OF	IN MILLI BER OF T NTIFIER TERMIN	METERS ERMINA AND TE AL #1 ID	FORM TO S. ANGLE LLS. RMINAL I ENTIFIER	S ARE II NUMBER R ARE O	N DEGR	WHHD -1994. REES. DNVENT	ION SHA	E LOCA	WHHD	O JESD 95-	1						
DTES: 1. DIME 2. ALL C 3. N IS 1 4. THE 1 SPP-C ZONE 6. DIME	THE TOT. TERMINA 112. DET	WHHB IG & TOL DNS ARE AL NUME AL #1 IDE TAILS OF TED. THE	IN MILLI BER OF T NTIFIER TERMIN TERMIN	METERS ERMINA AND TE AL #1 ID VAL #1 II	FORM TO S. ANGLE LLS. RMINAL I ENTIFIER DENTIFIE	NUMBER R ARE O	N DEGR RING CO PTION/ BE EITH	WHHD -1994. REES. DNVENT AL, BUT I	ION SHA MUST BI DLD OR	E LOCA MARKE	WHHD NFORM TO TED WITH DEPARTURE OF THE TED	O JESD 95-	1						
DTES: 1. DIME 2. ALL C 3. N IS 1 4. THE 1 SPP-C ZONE 6. DIME	THE TOT. TERMINA 112. DET INDICA NSION b	WHHB IG & TOL DNS ARE AL NUME AL #1 IDE FAILS OF TED. THE APPLIES NAL TIP.	IN MILLI BER OF T NTIFIER TERMIN TERMIN TO MET	METERS ERMINA AND TEI AL #1 ID NAL #1 II FALLIZEI	FORM TO S. ANGLE LS. RMINAL I ENTIFIED DENTIFIED	NUMBER R ARE O R MAY E	N DEGR RING CO PTIONA BE EITH O IS MEA	WHHD -1994. REES. DIVENT AL, BUT I	ION SHA MUST B DLD OR BETWE	E LOCA MARKE EN 0.25	WHHD NFORM TO TED WITH D FEATU 5 mm AND	O JESD 95- HIN THE RE.	1						
DTES: 1. DIME 2. ALL D 3. N IS 1 4. THE 1 5. SPP-0 ZONE 6. DIME FROM	THE TOT. TERMINA 112. DET INDICA NSION B ITERMI	WHHB IG & TOL DNS ARE AL NUME AL #1 IDE FAILS OF TED. THE APPLIES NAL TIP. EFFER TO	IN MILLI BER OF T NTIFIER TERMIN TERMIN TO MET	METERS ERMINA AND TE AL #1 ID NAL #1 II FALLIZEI	FORM TO S. ANGLE LLS. RMINAL I ENTIFIED DENTIFIED O TERMIN	NUMBER R ARE O R MAY E NAL AND	N DEGR RING CO PTIONA BE EITH O IS MEA	WHHD -1994. REES. DIVENT AL, BUT I	ION SHA MUST B DLD OR BETWE	E LOCA MARKE EN 0.25	WHHD NFORM TO TED WITH D FEATU 5 mm AND	O JESD 95- HIN THE RE.							<u> </u>
DTES: 1. DIME 2. ALL D 3. N IS 1 4. THE 1 SPP- ZONE 5. DIME FROM 6. ND AI 7. DEPC	THE TOT. TERMINA TERMI	WHHB IG & TOL DNS ARE AL NUME AL #1 IDE FAILS OF TED. THE APPLIES NAL TIP. EFFER TO ON IS PO	IN MILLI BER OF T NTIFIER TERMIN TERMIN TO MET	METERS ERMINA AND TEI AL #1 ID NAL #1 II FALLIZEI IMBER C IN A SYM	FORM TO S. ANGLE LLS. RMINAL I ENTIFIED DENTIFIED O TERMIN OF TERMIN	NUMBER R ARE O R MAY E NAL AND	N DEGR RING CO PTIONA BE EITH IS ME IS ME N EACH	-1994. REES. DNVENT AL, BUT I HER A MA ASURED	ION SHA MUST BI DLD OR BETWE E SIDE I	E LOCA' MARKE EEN 0.25 RESPEC	WHHD NFORM TO TED WITH DEPARTURE OF THE TED WITH DEPARTURE OF T	O JESD 95- HIN THE RE.		VI		1>	<u> </u>		レ
DTES: 1. DIME 2. ALL C 3. N IS T SPP-L ZONE DIME FROM ND AI	IMENSION IME	WHHB IG & TOL DNS ARE AL NUME AL #1 IDE TAILS OF TAILS	BER OF T NTIFIER TERMIN TERMIN TO MET O THE NU OSSIBLE I	METERS TERMINA AND TE AL #1 ID NAL #1 II FALLIZEI MBER C IN A SYN	FORM TO S. ANGLE LLS. RMINAL I ENTIFIED DENTIFIED TERMIN OF TERMIN MMETRIC SED HEA	NUMBER R ARE O R MAY E NAL AND	N DEGR RING CO PTIONA BE EITH IS ME IS ME N EACH	-1994. REES. DNVENT AL, BUT I HER A MA ASURED	ION SHA MUST BI DLD OR BETWE E SIDE I	E LOCA' MARKE EEN 0.25 RESPEC	WHHD NFORM TO TED WITH DEPARTURE OF THE TED WITH DEPARTURE OF T	O JESD 95- HIN THE RE.				13	(1		'V

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600