5V ECL 3-Bit Scannable **Registered Bus Transceiver**

The MC100E337 is a 3-bit registered bus transceiver with scan. The bus outputs (BUS0–BUS2) are specified for driving a 25 Ω bus; the receive outputs (Q0 – Q2) are specified for 50 Ω . The bus outputs feature a normal HIGH level (V_{OH}) and a cutoff LOW level - when LOW, the outputs go to -2.0 V and the output emitter-follower is "off", presenting a high impedance to the bus. The bus outputs also feature edge slow-down capacitors.

Both drive and receive sides feature the same logic, including a loopback path to hold data. The HOLD/LOAD function is controlled by Transmit Enable (TEN) and Receive Enable (REN) on the transmit and receive sides respectively, with a HIGH selecting LOAD. Note that the implementation of the E337 Receive Enable differs from that of the E336.

A synchronous bus enable (SBUSEN) is provided for normal, non-scan operation. The asynchronous bus disable (ABUSDIS) disables the bus immediately for scan mode.

The SYNCEN input is provided for flexibility when re-enabling the bus after disabling with ABUSDIS, allowing either synchronous or asynchronous re-enabling. An alternative use is asynchronous-only operation with ABUSDIS, in which case SYNCEN is tied LOW, or left open. SYNCEN is implemented as an overriding SET control (active-LOW) to the enable flip-flop.

Scan mode is selected by a HIGH at the SCAN input. Scan input data is shifted in through S IN and output data appears at the Q2 output.

All registers are clocked on the positive transition of CLK. Additional ACT AT AT THE F lead-frame grounding is provided through the Ground pins (GND) which should be connected to 0V. The GND pins are not electrically connected to the chip.

The 100 Series contains temperature compensation.

- Scannable Version of E336
- 25 Ω Cutoff Bus Outputs
- 50 Ω Receiver Outputs
- Scannable Registers
- Sync. and Async. Bus Enables
- Non-inverting Data Path
- 1500 ps Max. Clock to Bus (Data Transmit)
- 1000 ps Max. Clock to Q (Data Receive)
- Bus Outputs Feature Internal Edge Slow-Down Capacitors
- Additional Package Ground Pins
- PECL Mode Operating Range: $V_{CC} = 4.2 \text{ V}$ to 5.7 V with $V_{EE} = 0 \text{ V}$
- NECL Mode Operating Range: $V_{CC} = 0$ V with $V_{EE} = -4.2$ V to -5.7 V
- Internal Input Pulldown Resistors
- ESD Protection: > 1 KV HBM, > 75 V MM
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity Level 1 For Additional Information, see Application Note AND8003/D
- Flammability Rating: UL 94 code V-0 @ 1/8", Oxygen Index 28 to 34
- Transistor Count = 471 devices



ON Semiconductor™

http://onsemi.com



ORDERING INFORMATION

Device	Package	Shipping
MC100E337FN	PLCC-28	37 Units/Rail
MC100E337FNR2	PLCC-28	500 Units/Reel



Figure 2. Logic Diagram

MAXIMUM RATINGS (Note 1)

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
V _{CC}	PECL Mode Power Supply	V _{EE} = 0 V		8	V
V_{EE}	NECL Mode Power Supply	$V_{CC} = 0 V$		-8	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V _{EE} = 0 V V _{CC} = 0 V	$V_{I} \le V_{CC}$ $V_{I} \ge V_{EE}$	6 -6	V V
l _{out}	Output Current	Continuous Surge		50 100	mA mA
TA	Operating Temperature Range			0 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 LFPM 500 LFPM	28 PLCC 28 PLCC	63.5 43.5	°C/W °C/W
θ_{JC}	Thermal Resistance (Junction-to-Case)	std bd	28 PLCC	22 to 26	°C/W
V_{EE}	PECL Operating Range NECL Operating Range			4.2 to 5.7 -5.7 to -4.2	V V
T _{sol}	Wave Solder	< 2 to 3 sec @ 248°C		265	°C

1. Maximum Ratings are those values beyond which device damage may occur.

100E SERIES PECL DC CHARACTERISTICS V_{CCx} = 5.0 V; V_{EE} = 0.0 V (Note 2)

			0°C			25°C	0		85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current		145	174	2	145	174		167	200	mA
V _{OH}	Output HIGH Voltage (Note 3)	3975	4050	4120	3975	4050	4120	3975	4050	4120	mV
V _{OL}	Output LOW Voltage (Note 3)	3190	3295	3380	3190	3255	3380	3190	3260	3380	mV
V _{IH}	Input HIGH Voltage	3835	4050	4120	3835	4120	4120	3835	4120	4120	mV
V _{IL}	Input LOW Voltage	3190	3300	3525	3190	3525	3525	3190	3525	3525	mV
V _{CUT}	Cut-off Output Voltage (Note 3)	2.9	CY	2.97	2.9		2.97	2.9		2.97	V
I _{IH}	Input HIGH Current			150	20		150			150	μA
IIL	Input LOW Current	0.5	0.3		0.5	0.25		0.5	0.2		μA

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.
Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary +0.46 V / -0.8 V.
Outputs are terminated through a 50 Ω resistor to V_{CC} - 2.10 V.

100E SERIES NECL DC CHARACTERISTICS V_{CCx} = 0.0 V; V_{EE} = -5.0 V (Note 4)

	6	O°C			25°C						
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current		145	174		145	174		167	200	mA
V _{OH}	Output HIGH Voltage (Note 5)	-1025	-950	-880	-1025	-950	-880	-1025	-950	-880	mV
V _{OL}	Output LOW Voltage (Note 5)	-1810	-1705	-1620	-1810	-1745	-1620	-1810	-1740	-1620	mV
V _{IH}	Input HIGH Voltage	-1165	-950	-880	-1165	-880	-880	-1165	-880	-880	mV
V _{IL}	Input LOW Voltage	-1810	-1700	-1475	-1810	-1475	-1475	-1810	-1475	-1475	mV
V _{CUT}	Cut-off Output Voltage (Note 5)	2.9		2.97	2.9		2.97	2.9		2.97	V
I _{IH}	Input HIGH Current			150			150			150	μA
I _{IL}	Input LOW Current	0.5	0.3		0.5	0.25		0.5	0.2		μA

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.
Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary +0.46 V / -0.8 V.
Outputs are terminated through a 50 Ω resistor to V_{CC} - 2.10 V.

			0°C		25°C						
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f _{MAX}	Maximum Toggle Frequency		TBD			TBD			TBD		GHz
t _{PLH}	Propagation Delay to Output										ps
t _{PHL}	Clk to Q	450		1000	450		1000	450		1000	
	Clk to BUS	800		1800	800		1800	800		1800	
	ABUSDIS	500		1500	500		1500	500		1500	
	SYNCEN	800		1800	800		1800	800		1800	
t _s	Setup Time										ps
	BUS	350			350			350			
	SBUSEN	100			100			100			
	Data, S-IN	400			400			400			
	TEN, REN, SCAN	550			550			550			
t _h	Hold Time										ps
	BUS	350			350			350			
	SBUSEN	500			500			500			
	Data, S-IN	350			350			350			
	TEN, REN, SCAN	200			200			200			
t _{PW}	Minimum Pulse Width								X V		ps
	CLk	400			400			400			
t JITTER	Cycle-to-Cycle Jitter		TBD			TBD			TBD		ps
t _r	Rise/Fall Times							0	2		ps
t _f	20 - 80% (Qn)	300		800	300		800	300	D*	800	
	20 - 80% (BUSn Rise)	500		1000	500		1000	500		1000	
	20 - 80% (BUSn Fall)	300		800	300		800	300		800	

AC CHARACTERISTICS $V_{CCx} = 5.0 \text{ V}$; $V_{EE} = 0.0 \text{ V}$ or $V_{CCx} = 0.0 \text{ V}$; $V_{EE} = -5.0 \text{ V}$ (Note 6)

6. 100 Series: V_{EE} can vary +0.46 V / -0.8 V.



Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020 – Termination of ECL Logic Devices.)

Resource Reference of Application Notes

- AN1404 _ ECLinPS Circuit Performance at Non-Standard VIH Levels
- AN1405 - ECL Clock Distribution Techniques
- AN1406 Designing with PECL (ECL at +5.0 V) _
- AN1503 ECLinPS I/O SPICE Modeling Kit _
- AN1504 Metastability and the ECLinPS Family _
- AN1568 Interfacing Between LVDS and ECL _
- AN1596 ECLinPS Lite Translator ELT Family SPICE I/O Model Kit _
- AN1650 Using Wire-OR Ties in ECLinPS Designs _
- AN1672 The ECL Translator Guide _
- AND8001 Odd Number Counters Design _
- AND8002 Marking and Date Codes _
- PLEASE PRESENTATIVE OF THE OPPORTUNE OF THIS DEVICE OF OPPORTUNE OF THIS PRESENTATIVE FOR THE OPPORTUNE OF T AND8020 Termination of ECL Logic Devices _

PACKAGE DIMENSIONS





ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persons, and reasonable attorney fees andising out of, directly or indirectly, any claim of personal injury or death agolociated with such unintended or unauthorized use persons, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agolociated with such unintended or unauthorized use persons, and reasonable attorney fees andising ormanufacture of the part. SCILLC is an Equal Opportun

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative