3.3 V ECL ÷2/4, ÷4/6 Clock Generation Chip

Description

The MC100LVEL39 is a low skew $\pm 2/4$, $\pm 4/6$ clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The device can be driven by either a differential or single-ended input signal. In addition, by using the V_{BB} output, a sinusoidal source can be AC coupled into the device.

The common enable (\overline{EN}) is synchronous so that the internal dividers will only be enabled/disabled when the internal clock is already in the LOW state. This avoids any chance of generating a runt clock pulse on the internal clock when the device is enabled/disabled as can happen with an asynchronous control. An internal runt pulse could lead to losing synchronization between the internal divider stages. The internal enable flip-flop is clocked on the falling edge of the input clock, therefore, all associated specification limits are referenced to the negative edge of the clock input.

Upon startup, the internal flip-flops will attain a random state; therefore, for systems which utilize multiple LVEL39s, the Master Reset (MR) input must be asserted to ensure synchronization. For systems which only use one LVEL39, the MR pin need not be exercised as the internal divider design ensures synchronization between the $\pm 2/4$ and the $\pm 4/6$ outputs of a single device.

The V_{BB} pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V_{BB} as a switching reference voltage. V_{BB} may also rebias AC coupled inputs. When used, decouple V_{BB} and V_{CC} via a .01 μ F capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V_{BB} should be left open.

Features

- 50 ps Maximum Output-to-Output Skew
- Synchronous Enable/Disable
- Master Reset for Synchronization
- ESD Protection: Human Body Model; > 2 kV
- The 100 Series Contains Temperature Compensation
- PECL Mode Operating Range:

 V_{CC} = 3.0 V to 3.8 V with V_{EE} = 0 V

- NECL Mode Operating Range: V_{CC} = 0 V with V_{EE} = -3.0 V to -3.8 V
- Internal Input Pulldown Resistors
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity: Level 3 (Pb-Free)
 - For Additional Information, see Application Note <u>AND8003/D</u>
- Flammability Rating: UL 94 V-0 @ 0.125 in, Oxygen Index: 28 to 34



ON Semiconductor®

www.onsemi.com





MARKING DIAGRAM*



*For additional marking information, refer to Application Note <u>AND8002/D</u>.

ORDERING INFORMATION

Device	Package	Shipping [†]
MC100LVEL39DWR2G	SOIC-20 WB (Pb-Free)	1000/Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.

- Transistor Count = 419 devices
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant



Warning: All V_{CC} and V_{EE} pins must be externally connected to Power Supply to guarantee proper operation.





Figure 2. Logic Diagram

Table 1. PIN DESCRIPTION

Column Head	
$\begin{array}{c c} Q_0, Q_1, \overline{Q_0}, \overline{Q_1} & E^{i}\\ Q_2, Q_3, Q_2, \overline{Q_3} & E^{i}\\ DIVSELa, DIVSELb & ECL I\\ \overline{EN} & MR & \end{array}$	CL Diff Clock Inputs CL Diff ÷2/4 Outputs CL Diff ÷4/6 Outputs Frequency Select Inputs ECL Sync Enable ECL Master Reset erence Voltage Output Positive Supply Negative Supply No Connect

Table 2. FUNCTION TABLE

CLK	EN	MR	Function
Z	L	LLΤ	Divide
ZZ	H		Hold Q0–3
X	X		Reset Qo–3

Z = Low-to-High Transition

ZZ = High-to-Low Transition X = Don't Care

DIVSELa	Q ₀ , Q ₁ Outputs
L H	Divide by 2 Divide by 4
DIVSELb	Q ₂ , Q ₃ Outputs
L	Divide by 4 Divide by 6

CLK Q (÷2) Q (÷4) Q (÷6) _

Figure 3. Timing Diagrams

Table 3. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC}	PECL Mode Power Supply	V _{EE} = 0 V		8 to 0	V
V_{EE}	NECL Mode Power Supply	V _{CC} = 0 V		–8 to 0	V
VI PECL Mode Input Voltage NECL Mode Input Voltage		V _{EE} = 0 V V _{CC} = 0 V	$\begin{array}{l} V_{I} \leq V_{CC} \\ V_{I} \geq V_{EE} \end{array}$	6 to 0 -6 to 0	V
I _{out} Output Current		Continuous Surge		50 100	mA
I _{BB}	V _{BB} Sink/Source			± 0.5	mA
T _A	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	SOIC-20 WB	90 60	°C/W
θJC	Thermal Resistance (Junction-to-Case)	Standard Board	SOIC-20 WB	30 to 35	°C/W
T _{sol}	Wave Solder (Pb-Free)	< 2 to 3 sec @ 260°C		265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

			-40°C		25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	
I _{EE}	Power Supply Current		50	59		50	59		54	61	mA	
V _{OH}	Output HIGH Voltage (Note 2)	2215	2295	2420	2275	2345	2420	2275	2345	2420	mV	
V _{OL}	Output LOW Voltage (Note 2)	1470	1605	1745	1490	1595	1680	1490	1595	1680	mV	
V _{IH}	Input HIGH Voltage (Single-Ended)	2135		2420	2135		2420	2135		2420	mV	
V _{IL}	Input LOW Voltage (Single-Ended)	1490		1825	1490		1825	1490		1825	mV	
V_{BB}	Output Voltage Reference	1.92		2.04	1.92		2.04	1.92		2.04	V	
VIHCMR	Input HIGH Voltage Common Mode Range (Differential) (Note 3) $V_{PP} < 500 \text{ mV}$ $V_{PP} \ge 500 \text{ mV}$	1.3 1.5		2.9 2.9	1.2 1.4		2.9 2.9	1.2 1.4		2.9 2.9	V	
I _{IH}	Input HIGH Current			150			150			150	μA	
١ _{IL}	Input LOW Current	0.5			0.5			0.5			μA	

Table 4. LVPECL DC CHARACTERISTICS (V_{CC} = 3.3 V; V_{EE} = 0.0 V (Note 1))

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary ± 0.3 V.

Outputs are terminated through a 50 Ω resistor to V_{CC} – 2.0 V.
V_{IHCMR} min varies 1:1 with V_{EE}, max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V_{PP}min and 1.0 V.

			−40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current		50	59		50	59		54	61	mA
V _{OH}	Output HIGH Voltage (Note 2)	-1085	-1005	-880	-1025	-955	-880	-1025	-955	-880	mV
V _{OL}	Output LOW Voltage (Note 2)	-1830	-1695	-1555	-1810	-1705	-1620	-1810	-1705	-1620	mV
VIH	Input HIGH Voltage (Single-Ended)	-1165		-880	-1165		-880	-1165		-880	mV
VIL	Input LOW Voltage (Single-Ended)	-1810		-1475	-1810		-1475	-1810		-1475	mV
V _{BB}	Output Voltage Reference	-1.38		-1.26	-1.38		-1.26	-1.38		-1.26	V
VIHCMR	Input HIGH Voltage Common Mode Range (Differential) (Note 3) V _{PP} < 500 mV V _{PP} ≥ 500 mV	-2.0 -1.8		-0.4 -0.4	-2.1 -1.9		-0.4 -0.4	-2.1 -1.9		-0.4 -0.4	V
I _{IH}	Input HIGH Current	1		150			150			150	μA
I _{IL}	Input LOW Current	0.5			0.5			0.5			μA

Table 5. LVNECL DC CHARACTERISTICS (V_{CC} = 0.0 V; V_{EE} = -3.3 V (Note 1))

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary ± 0.3 V.

2. Outputs are terminated through a 50 Ω resistor to V_{CC} – 2.0 V.

V_{IHCMR} min varies 1:1 with V_{EE}, max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V_{PP}min and 1.0 V.

Unit MHz ps

ps

ps

ps

ps

mV ps ps

ps

	AC CHARACTERISTICS (V _{CC} = 3.3 V; V	-40°C			25°C			85°C			Т	
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max		
fmax	Maximum Toggle Frequency	1000			1000			1000				
t _{PLH} t _{PHL}				1150 1150 900	900 900 610		1200 1200 910	950 950 630		1250 1250 930		
t _{SKEW}	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$			50 200			50 200			50 200		
tJITTER	Random CLOCK Jitter (RMS) @ 1000 MHz		2.0	3.0		2.0	3.0		2.0	3.0		
t _S	Setup Time EN to CLK DIVSEL to CLK	250 400			250 400			250 400				
t _H	Hold Time CLK to EN CLK to Div_Sel	100 150			100 150			100 150				
V _{PP}	Input Swing (Note 3) CLK	250		1000	250		1000	250		1000		
t _{RR}	Reset Recovery Time			100			100			100		
t _{PW}	Minimum Pulse Width CLK MR	500 700			500 700			500 700				
t _r , t _f	Output Rise/Fall Times Q (20% – 80%)	280		550	280		550	280		550	ſ	

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. V_{FF} can vary ± 0.3 V. Outputs are terminated through a 50 Ω resistor to V_{CC} – 2.0 V.

2. Skew is measured between outputs under identical transitions.

V_{PP}(min) is minimum input swing for which AC parameters are guaranteed. The device will function reliably with differential inputs down to 3. 100 mV.



Figure 4. Typical Termination for Output Driver and Device Evaluation (See Application Note <u>AND8020/D</u> – Termination of ECL Logic Devices.)

Resource Reference of Application Notes

AN1405/D	-	ECL Clock Distribution Techniques
AN1406/D	-	Designing with PECL (ECL at +5.0 V)
AN1503/D	-	ECLinPS I/O SPiCE Modeling Kit
AN1504/D	-	Metastability and the ECLinPS Family
AN1568/D	-	Interfacing Between LVDS and ECL
AN1672/D	-	The ECL Translator Guide
AND8001/D	-	Odd Number Counters Design
AND8002/D	-	Marking and Date Codes
AND8020/D	-	Termination of ECL Logic Devices
AND8066/D	-	Interfacing with ECLinPS
AND8090/D	-	AC Characteristics of ECL Devices

PACKAGE DIMENSIONS



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, <u>SOLDERRM/D</u>.

ECLinPS is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor "Typical" parameters which may be provided in ON Semiconductor dates sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly ori indirectly, any claim of personal injury or death

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative