SENSE AMPLIFIERS

Advance Information AC-COUPLED FOUR-CHANNEL SENSE AMPLIFIER MONOLITHIC SILICON EPITAXIAL PASSIVATED IDEAL FOR PLATED-WIRE, THIN-FILM AND OTHER INTEGRATED CIRCUIT HIGH-SPEED LOW-LEVEL SENSING APPLICATIONS MC1544L/MC1444L features four input channels with decoded selection, two stages of gain employing capacitive coupling, and a MTTL compatible output gate. AC coupling reduces access times by eliminating the problems usually associated with input line offset voltages. Threshold Level – 1.0 mV typ • Propagation Delay Time - 18 ns typ **Decoded Input Channel Selection** • MTTL Compatible Inputs and Outputs Wired OR Output Capability ٠ DC Level Restore Gate on Capacitors Eliminates Repetition Rate • Problems Common to ac-Coupled Circuits Output Strobe Capability CERAMIC PACKAGE CASE 620



This is advance information and specifications are subject to change without notice. See Packaging Information Section for outline dimensions.

MC1544L MC1444L

- E

RATING	SYMBOL	VALUE	UNIT		
Power Supply Voltage		+7.0 -8.0	Vdc		
Common-Mode Input Voltage	VCM ⁺ VCM ⁻	+5.0 -6.0	Vdc		
Differential-Mode Input Voltage	V _{DM} + V _{DM} -	+5.0 -6.0	Vdc		
Capacitor Restore, Channel Select, and Strobe Input Voltage	V _{CR} , V _{CS} , V _S	+5.5	Vdc		
Power Dissipation (Package Limitation) Derate above T _A = +25 ⁰ C	PD	1.0 6.7	W mW/°C		
Operating Temperature Range MC1544L MC1444L	τ _A	-55 to +125 0 to +75	°C		
Storage Temperature Range	T _{stg}	-65 to +150	°C		
Junction Temperature	Тј	+175	°c		

MAXIMUM RATINGS (T_A = +25^oC unless otherwise noted)



FIGURE 2 - CIRCUIT SCHEMATIC

																							1
													TEST CURRENT/VOLTAGE VALUES										
CHANNEL SELECT B								A	μA		A				· · · ·	OLTS							
ELECTRICALC									IСМ+	см-	IOL	юн	VIL	VIH	VIL2	VIH2	VCCL	vcc	∨ссн	VEEL	VEE	VEEH	
(T _A = +25 ^o C unless	otherwise noted)	T		_					200	-10	10				0	3.5	4.75	5.0	5.25	-5.7	-6.0	~6.3	
				Under					<u> </u>	I.	1				LTAGES A		-	r	<u> </u>	r—			
CHARACT			Symbol	Test	Min	Тур	Max	Unit	11	12	101	юн	VIL	∨ін	VIL2	VIH2	VCCL	-	Vссн	VEEL	-	VEEH	GN
Input Threshold Volt			∨тн	13	-	1.0	-	۳V	-	1-	-	-	-	-	-	-	-	12	-		5	-	10
Tlow* to Thigh*		1444L	_	13	-	1.0	-	m∨	-	-	-	-	-	-	-	-	-	12			5	-	10
Input Bias Current (N	lote 1)		Ъ	13	- '	20	-	μA	3	-	-	-	-	-	13, 14	7,8	-	-	12		-	5	10
Input Offset Current			lio	13, 14	-	1.0	-	μA	-	-	-	-	-	-	13, 14	7,8	~	-	12	-	-	5	10
(Note 2)	Current Hig	ih Levei	¹ CSH	7	-	18	3.0	mA	-	-	-	-	-	-	-	7	-	-	12	-	~	5	10
	Low	w Level	ICSL	7	-	0.6	1.0	mA	-	-	-	-	-	-	7	-	-	-	12	-	-	5	10
Capacitor Restore Inj	put Current Hig	ih Level	CRH	11	-	0	10	μA	-	-	-	-	-	-	-	11	-	-	12	-	-	5	10
	Lov	w Level	CRL	11	-	-2.5	- 3.5	mA	-	-	-	-	-	-	11	-	-	-	12	-	-	5	11
Strobe Input Current	Low/Hig	h Level	١s	6	-	40	200	μA	-	-	=	=	-	~	-	6	-	-	12	-	-	5	1
Channel Select Input (Note 3)	Voltage Hig	h Level	VCSH	7	2.1	1.6	-	v	-	-	-	-	-	7	3, 8 13, 15	-	1	12	-	-	5	^	10
	Lov	w Level	VCSL	7	-	1.2	0.7	v	-	-	-	-	7	-	1, 8 13, 15	-	-	12	-	-	5	-	"
Channel Select Input (Note 3)	Voltage Hig	h Level	VCSH	8	2.1	1.5	-	v	~	-	-	-	-	8	1, 3 7, 13	-	-	12	-	-	5	-	10
, where by	Lov	w Level	VCSL	8	-	1.0	0.7	v	-	-	-	-	8	~	1, 7 13, 15	-	-	12	-	-	5	-	11
Capacitor Restore Ing (Note 4)	put Voltage . Hig	h Level	VCRH	11	2.0	1.5	-	V	-	-	-	-	-	11	-	6	-	12	-	~	5	-	11
(14012 4)	Low	w Level	VCRL	11	-	1.5	0.8	v	-	-	-	-	11	-	-	6	-	12	-	-	5	-	11
Strobe Input Voltage	Hig	h Level	vsн	6	2.0	1.5	-	v	-	-	-	-	-	6	11	-	-	12	-	-	5	-	1
(Note 4) Low	w Level	VSL	6	-	1.5	0.8	v	-	-	-	- ,	6	-	11	-	-	12	-	-	5	-	1	
Output Voltage	Hig	h Level	∨он	9	2.4	3.6	-	v	-	-	-	9	6	-	-	-	12	-	-	5	-	-	1.
	Lov	~ Level	VOL	9	-	0.4	05	v	-	-	9	-	-	-	-	-	12	-	-	-	-	-	,,
Power Supply Curren	ts Pos	itive	'cc	12	15	22	30	mA	-	-	-	-	-	- 1	6, 13, 14	7, 8, 11	-	-	12	-	- 1	5	10
	Neg	gative	IEE.	5	15	20	30	mA	-	-	-	-	-	-	6, 13, 14	7, 8, 11	-	-	12	-	-	5	1,
Common-Mode Range Voltage (Note 1)		1)	VCM+	13, 14	-	4.7	-	Vdc		1-	-	-	-	-	-	7.8	-	12	-	-	5	-	1
			VCM ⁻	13, 14	-	- 6.0	-	Vdc	13, 14	-	-	-	-	-	-	7.8	-	12	-	-	5	-	1
Differential-Mode Ra	ange Voltage	I	VDM	13	-	3.7	-	Vdc	13	-	-	-	-	-	14	7,8	-	12	-	-	5	-	1
in the sam truth table 2. Pin 8 is tes 3. This requi bias curre	Thigh - +125°C. input test is show e manner and are in Figure 1. red in the same in rement is conside mists of all unself A which guarante SWITCHING	n, other selected nanner ered satis ected ch res that th	inputs a accordi sfied if t annels t hese cha	ne teste ng to th he inpu iotal le nnels a	d e it ss e	4. 5.	This test to the while This VSH at the	IF iguri e input vCR requir allow e outp		A 10 H will low no is eval l oper	result result ormal luated ation	ignal in Vo opera as in	Han tion.) is ap the o	opfied utput								
]		Characteristic							Sym		ol	F	Figure		Min	Тур	Max		Unit				
Propagation Delay Tim			le							tpd - tpd+		1,5			4	18 25 40 -		5 ns		ns			
Strobe to Input Lead Time						۱ _{Si}		1,			-	10		-									
Strobe to Output Delay Time						t ₅₀ - t ₅₀ +			1, 6			Ŧ	18 30		5	ns							
Channel Select to Inpu Channel Select to Outp Capacitor Restore to In			it Lead Time							lesi		1,5			-	15	-		ns				
			put Delay Time							t _{cso} t _{cso}			1,7		-	25 40	-		ns				
			Input Lead Time							tcri		1, 5				10	-		ns				
	ore Time	ne (50 mV Offset)						ter			1, 8				15			ns					
Ĩ	Common-Mode	Recove	ry Time	_		e in t	= +2 = -2	0V 0V		'CMP 'CRN			19		-	50 50			0	s			
					_		= + 1 = - 1	_						_									





FIGURE 8 - tcr



DEFINITIONS

- Input current to the base of any input transistor when the base of the other transistor of the differential pair is at the same voltage Positive power supply current The current into the channel select input when the input is at a high-level of 3.5 volts **ICRH**
- The current out of the capacitor restore input when the input is at a low-level of ICRL 0 volts
- The input current to a channel select input when that input is at a high-level of ICSH 3.5 volts
- The current into a channel select input when the input is at a low-level of 0 volts ICSL Negative power supply current 1EE
- The difference between the base currents of any input differential pair of transistors lio when the base voltages are equal
- Output logic "1" state source current юн

Ъ

1cc

- Output logic "O" state sink current IOL
- The current into the strobe input when the input is at a high-level of 3.5 volts ISH
- The current into the strobe input when the input is at a low-level of 0 volts 1SL
- The minimum time between the 50% level of the trailing edge of a + or 2 volt common-mode signal ($r_r = t_{f} \leq 15$ ns) and the 50% level of the leading edge of a 5 mV input pulse when the capacitor restore and strobe inputs are used in a normal manner as shown in Figure 21 CMR+
- The minimum time between the 50% level of the leading edge of a 50 mV input tcr offset signal and the 50% level of the leading edge of the capacitor restore pulse as shown in Figure 8 $\,$
- The minimum time between the 50% level of the leading edge of the capacitor restore tcri signal and the 50% level of the leading edge of a 5 mV input signal as shown in Figure 5
- The mini num time between the 50% level of the leading edge of the channel select tesi and the 50% level of the leading edge of a 5 mV input signal as shown in Figure 5
- The delay time from the 50% level of the trailing edge of the channel select signal t_{cso+} to the 1.5 volt level of the positive edge of the output when the input to the selected channel is held at the "1" level as shown in Figure 7
- The delay time from the 50% level of the leading edge of the channel select signal tcsoto the 1.5 volt level of the negative edge of the output when the input to the selected channel is held at the "1" level as shown in Figure 7
- The minimum time between the 50% level of the trailing edge of a + or 1 volt DMR± differential-mode signal ($t_r = t_f \leq 15$ ns) and the 50% level of the leading edge of a 5 mV input pulse when the capacitor restore and strobe inputs are used in a normal manner as shown in Figure 22
- The delay time from the 50% level of the trailing edge of a 5 mV input signal to the 1.5 volt level of the positive edge of the output as shown in Figure 5 tod+
- The delay time from the 50% level of the leading edge of a 5 mV input signal to the tpd-1.5 volt level of the negative edge of the output as shown in Figure 5
- The minimum time between the 50% level of the leading edge of the strobe and the 50% level of the leading edge of the input signal as shown in Figure 5 t_{si}
- The delay time from the 50% level of the trailing edge of the strobe to the 1.5 volt tso+ level of the positive edge of the output when the input is held at the "1" level as shown in Figure 6
- The delay time from the 50% level of the leading edge of the strobe to the 1.5 volt level of the negative edge of the output when the input is held at the "1" level as Isoshown in Figure 6
 - Positive power supply voltage

Vcc

- Maximum operating positive power supply voltage ∨ссн
- Vcci Minimum operating positive power supply voltage
- VCM+ The maximum common-mode input voltage that will not saturate the amplifier
- The minimum common-mode input voltage that will not break down the amplifier VCM-
- VCRH The minimum high-level voltage at the capacitor restore input required to insure that the capacitors are clamped i.e., the input threshold voltage is greater than 10 mV
- The maximum low-level voltage at the capacitor restore input which will allow normal VCRL operation during the threshold test
- VCSH The minimum high-level voltage at a channel select input required to insure that the total of the base currents of all unselected inputs is less than 1.0 μ A
- The maximum low-level voltage at a channel select input required to insure that the Vcs∟ total of the base currents of all unselected inputs is less than 1.0 μ A
- The maximum differential-mode input voltage that will not saturate the amplifier ۷ом
- VEE Negative power supply voltage
- VEEH Maximum operating negative power supply voltage
- VEEL Minimum operating negative power supply voltage
- ^vон Logic "1" state output voltage
- Vol Logic "0" state output voltage
- The minimum high-level voltage at the strobe input which will allow normal opera-∨ѕн tion during the threshold test
- The maximum low-level voltage at the strobe input which will result in VOH at the VSL output regardless of input signals
- The minimum input signal $(e_{in\ 1})$ required to drive the MTTL III gates to obtain the e_0 waveform shown in Figure 4 Vth





