Advance Information PCM Codec-Filter Mono-Circuit

The MC145506, MC145507, and MC145508 are per channel codec–filter PCM mono–circuits. These devices perform the voice digitization and reconstruction, as well as the band limiting and smoothing required for PCM systems. These devices have HCMOS compatible digital outputs and otherwise supplement the MC145500 – MC145505 series of PCM codec–filters. The MC145506, MC145507, and MC145508 are functionally similar to the MC145502, MC145503, and MC145505, respectively. They are designed to operate in both synchronous and asynchronous applications and contain an on–chip precision reference voltage. The MC145506 is offered in a 22–pin package and has the capability of selecting from three peak overload voltages (2.5 V, 3.15 V, and 3.78 V). The MC145507 and MC145508 offer versatility and low cost in 16–pin DIP and wide body SOIC packages. Most of the features of these devices can be made available in a lower pin count package tailored to a specific user's application. Contact the factory for further details.

These devices maintain compatibility with Motorola's family of MC3419/ MC33120 SLIC products.

The MC145500 family of PCM codec–filter mono–circuits utilize CMOS due to its reliable low–power performance and proven capability for complex analog/digital VLSI functions.

MC145506 (22-Pin Package, HCMOS Output Version of MC145502)

- Selectable Peak Overload Voltages (2.5 V, 3.15 V, 3.78 V)
- Push–Pull Analog Output with Gain Adjust
- 64 kHz to 4.1 MHz Transmit and/or Receive Data Clock Rate
- All the Features of the MC145507 Listed Below

MC145507 (16-Pin Package, HCMOS Output Version of MC145503)

- Transmit Bandpass and Receive Low-Pass Filters on Chip
- Pin Selectable Mu/A Law Companding with Corresponding Data Format
- On-Chip Precision Reference Voltage (3.15 V)
- Power Dissipation of 50 mW, Power Down of 0.1 mW at ±5 V
- Three Terminal Transmit Input Operational Amplifier
- Automatic Prescaler Accepts 128 kHz, 1.536 MHz, 1.544 MHz, 2.048 MHz, and 2.56 MHz for Internal Sequencing
- Separate Transmit and Receive Data Clocks

MC145508 (16–Pin Package, HCMOS Output Version of MC145505) Same as MC145507 Except:

- Common 64 kHz to 4.1 MHz Transmit/Receive Data Clock
- Separate CCI Pin with Automatic Prescaler Accepts 128 kHz, 1.536 MHz, 1.544 MHz, 2.048 MHz, and 2.56 MHz for Internal Sequencing



MC145506

MC145507

MC145508

This document contains information on a new product. Specifications and information herein are subject to change without notice.





MC145506/07/08 PCM CODEC-FILTER MONO-CIRCUIT BLOCK DIAGRAM



NOTES: Controlled by V_{LS}. Rx \approx 100 k Ω (internal resistors).

PIN ASSIGNMENTS

(Drawings Do Not Reflect Relative Size)

	MC145506P								
V _{ref}	q	1•	22] rsi					
VAG	q	2	21	D v _{DD}					
RxO	q	3	20	RDD					
RxG	q	4	19	RCE					
RxO	q	5	18	RDC					
+Tx	q	6	17	D TDC					
TxI	q	7	16	О ССІ					
-Tx	q	8	15	D TDD					
Mu/A	q	9	14	D TDE					
PDI	q	10	13	🛛 мзі					
V _{SS}	q	11	12	D V _{LS}					

	MC145507P						
V _{AG} [RxO [1•	16 🛛 V _{DD}					
RxO 🛛	2	15 🛛 RDD					
+тх 🛛	3	14 🛛 RCE					
тхі 🛙	4	13 🛛 RDC					
–тх 🛛	5	12 TDC					
Mu/A	6	11 🛛 TDD					
pdi [7	10 🛛 TDE					
v _{ss} [8	9 🛛 V _{LS}					
-							

MC1	45507DW	
-----	---------	--

v _{ag} D	1•	16	0 v _{DD}
RxO [2	15	RDD
+Tx [3	14	RCE
txi 🛛	4	13	RDC
–тх 🛙	5	12	D TDC
Mu/A 🛛	6	11	d tdd
PDI [7	10] TDE
v _{SS} [8	9] v _{ls}

MC145508P							
v _{ag} [1•	16	D v _{DD}				
RxO [2	15	RDD				
+Tx [3	14	RCE				
тхі 🛙	4	13	D DC				
-tx [5	12	Оссі				
Mu/A [6	11	D TDD				
PDI [7	10	D TDE				
v _{ss} [8	9	D V _{LS}				

MC145508DW						
v _{ag} [1•	16	D v _{DD}			
RxO [2	15	RDD			
+Tx [3	14	RCE			
тхі 🛙	4	13	D DC			
–тх 🛙	5	12	Оссі			
Mu/A 🛛	6	11	d tdd			
PDI [7	10	D TDE			
v _{ss} C	8	9	D V _{LS}			

ABSOLUTE MAXIMUM RATINGS (Voltage Referenced to V_{SS})

Rating	Symbol	Value	Unit
DC Supply Voltage	V _{DD} -V _{SS}	-0.5 to 13	V
Voltage, Any Pin to V _{SS}	V	–0.5 to V _{DD} + 0.5	V
DC Drain Per Pin (Excluding V_{DD} , V_{SS})	I	10	mA
Operating Temperature Range	Тд	-40 to 85	°C
Storage Temperature Range	T _{stg}	–85 to 150	°C

This device contains circuitry to protect against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, it is recommended that V_{in} and V_{out} be constrained to the range V_{SS} \leq (V_{in} or V_{out}) \leq V_{DD}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., V_{SS} , V_{DD} , V_{LS} , or V_{AG}).

RECOMMENDED OPERATING CONDITIONS (T_A = -40° to $85^{\circ}C$)

Characteristic		Min	Тур	Max	Unit
DC Supply Voltage Dual Supplies: V _{DD} = -V _{SS} (V _{AG} = V _{LS} = 0 V)		4.75	5.0	6.3	V
Single Supply: V _{DD} to V _{SS} (V _{AG} is an Output, V _{LS} = V _{DD} or V _{SS}) MC145506, MC145507, MC145508 Using Internal 3.15 V Reference MC145506 Using Internal 2.5 V Reference MC145506 Using Internal 3.78 V Reference MC145506 Using External 1.5 V Reference, Referenced to V _{AG}	9	8.5 7.0 9.5 4.75	 	12.6 12.6 12.6 12.6	
Power Dissipation CMOS Logic Mode (V_{DD} to V_{SS} = 10 V, V_{LS} = V_{DD}) HCMOS Logic Mode (V_{DD} = 5 V, V_{SS} = -5 V, V_{LS} = V_{AG} = 0 V)			40 50	70 90	mW
Power Down Dissipation		—	0.1	1.0	mW
Frame Rate Transmit and Receive		7.5	8.0	8.5	kHz
CCI Clock Rate (TDC Clock Rate for MC145507) MC145506, MC145508 Must Use One of These Frequencies ±2%, Relative to MSI Frequenc	y of 8 kHz	 	128 1536 1544 2048 2560	 	kHz
Data Rate for MC145506, MC145508		64	_	4096	kHz
Full Scale Analog Input and Output Level MC145507, MC145508 MC145506 (V _{ref} = V _{SS})	RSI = V _{DD} RSI = V _{SS} RSI = VAG		3.15 3.78 3.15 2.5		VP
MC145506 Using an External Reference Voltage Applied at V_{ref} Pin	$RSI = V_{DD}$ $RSI = V_{SS}$ $RSI = V_{AG}$	 	1.51 x V _{ref} 1.26 x V _{ref} V _{ref}		

DIGITAL LEVELS (V_{SS} to V_{DD} = 4.75 V to 12.6 V, T_A = -40° to 85°C)

Characteristic	Symbol	Min	Max	Unit
$\label{eq:loss} \begin{array}{l} \mbox{Input Voltage Levels (TDE, TDC, RCE, RDC, RDD, DC, MSI, CCI, \overline{PDI}) \\ \mbox{CMOS Mode (V}_{LS} = V_{DD}, V_{SS} \mbox{ is Digital Ground}) & "0" \\ \mbox{"1"} \\ \mbox{HCMOS Mode (V}_{LS} \leq V_{DD} - 4.0 \ \mbox{V}, \ \mbox{V}_{LS} \mbox{ is Digital Ground}) & "0" \\ \mbox{"1"} \end{array}$	VIL VIH VIL VIH		0.3 x V _{DD} — V _{LS} + 0.8 V —	V
$\label{eq:constraint} \begin{array}{c} \label{eq:constraint} \begin{array}{c} \label{eq:constraint} \end{array} \\ \label{eq:constraint} Output Current for TDD (Transmit Digital Data) \\ CMOS Mode (V_{LS} = V_{DD}, V_{SS} = 0 \ V \ \text{and} \ \text{is Digital Ground}) \\ (V_{DD} = 5 \ V, \ V_{out} = 0.4 \ V) \\ (V_{DD} = 10 \ V, \ V_{out} = 0.5 \ V) \\ (V_{DD} = 5 \ V, \ V_{out} = 4.5 \ V) \\ (V_{DD} = 10 \ V, \ V_{out} = 9.5 \ V) \\ HCMOS \ \text{Mode} \ (V_{LS} \leq V_{DD} - 4.75 \ V, \ V_{LS} = 0 \ V \ \text{and} \ \text{is Digital Ground}) \ (V_{OL} = 0.4 \ V) \\ (V_{OD} = 10 \ V, \ V_{out} = 9.5 \ V) \\ (V_{OH} = V_{DD} - 0.5 \ V) \end{array}$	IOL IOH IOL IOH	1.6 1.6 -1.6 -1.6 1.6 -1.6		mA

ANALOG TRANSMISSION PERFORMANCE

 $(V_{DD} = 5 \text{ V} \pm 5\%, \text{ V}_{SS} = -5 \text{ V} \pm 5\%, \text{ V}_{LS} = \text{V}_{AG} = 0 \text{ V}, \text{ V}_{ref} = \text{RSI} = \text{V}_{SS} \text{ (Internal 3.15 V Reference)}, \\ 0 \text{ dBm0} = 1.546 \text{ Vrms} = 6 \text{ dBm } @ 600 \Omega, \text{ T}_{A} = -40^{\circ} \text{ to } 85^{\circ}\text{C}, \text{ TDC} = \text{RDC} = \text{CCI}, \text{ TDE} = \text{RCE} = \text{MSI}, \text{ Unless Otherwise Noted})$

	End-t	End-to-End		/D	D	/A	
Characteristic	Min	Max	Min	Max	Min	Мах	Unit
Absolute Gain (0 dBm0 @ 1.02 kHz, $T_A = 25^{\circ}C$, $V_{DD} = 5 V$, $V_{SS} = -5 V$)	- 1	-	-0.30	0.30	-0.30	0.30	dB
Absolute Gain Variation with Temperature 0° to 70°C	-	-	- 1	±0.03	-	±0.03	dB
Absolute Gain Variation with Temperature –40° to $85^\circ C$	-	-	- 1	±0.1	-	±0.1	dB
Absolute Gain Variation with Power Supply (V_DD = 5 V, V_SS = –5 V, 5%)	-	- 1	—	±0.02	-	±0.02	dB
Gain vs Level Tone (Relative to -10 dBm0, 1.02 kHz) 3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0	-0.8	0.4 0.8 1.6	-0.2 -0.4 -0.8	0.2 0.4 0.8	-0.2 -0.4 -0.8	0.2 0.4 0.8	dB
Gain vs Level Pseudo Noise (A–Law Relative to –10 dBm0) CCITT G.714 –10 to –40 dBm0 –40 to –50 dBm0 –50 to –55 dBm0	—	_ _ _	-0.25 -0.30 -0.45	0.25 0.30 0.45	-0.25 -0.30 -0.45	0.25 0.30 0.45	dB
Total Distortion – 1.02 kHz Tone (C–Message) 0 to –30 dBm0 -40 dBm0 -45 dBm0	29	- - -	36 29 24		36 30 25		dBC
Total Distortion With Pseudo Noise (A–Law) -3 dBm0 CCITT G.714 -6 to -27 dBm0 -34 dBm0 -40 dBm0 -55 dBm0 -55 dBm0	35 33.1 28.2	 	28 35.5 33.5 28.5 13.5	 	28.5 36 34.2 30.0 15.0	 	dB
Idle Channel Noise (For End–End and A/D, See Note 1) (Mu–Law, C–Message Weighted) (A–Law, Psophometric Weighted)		15 69		15 69		9 -78	dBrnC0 dBm0p
Frequency Response (Relative to 1.02 kHz @ 0 dBm0) 15 to 60 Hz 300 to 3000 Hz 3400 Hz 4000 Hz ≥4600 Hz	-0.3 -1.6 	-23 0.3 0 -28 -60	 0.15 	-23 0.15 0 -14 -32		0.15 0.15 0 -14 -30	dB
Inband Spurious (1.02 kHz @ 0 dBm0, Transmit and RxO) 300 to 3000 Hz	-	-	-	-43	-	-43	dBm0
Out–of–Band Spurious at RxO (300 – 3400 Hz @ 0 dBm0 ln) 4600 to 7600 Hz 7600 to 8400 Hz 8400 to 100,000 Hz	—	-30 -40 -30				-30 -40 -30	dB
Idle Channel Noise Selective @ 8 kHz, Input = V_{AG} , 30 Hz Bandwidth	-	-70	_	—	—	-70	dBm0
Absolute Delay @ 1020 Hz (TDC = 2.048 MHz, TDE = 8 kHz)							μs
Group Delay Referenced to 1600 Hz (TDC = 2048 kHz, TDE = 8 kHz) 500 to 600 Hz 600 to 800 Hz 800 to 1000 Hz 1000 to 1600 Hz 1600 to 2600 Hz 2600 to 2800 Hz 2800 to 3000 Hz							μs
Crosstalk of 1020 Hz @ 0 dBm0 From A/D or D/A (Note 2)		_	_	-75	_	-80	dB
Intermodulation Distortion of Two Frequencies of Amplitudes –4 to –21 dBm0 from the Range 300 to 3400 Hz	-	-	-	-41	_	-41	dB

NOTES:

1. Extrapolated from a 1020 Hz @ –50 dBm0 distortion measurement to correct for encoder enhancement.

2. Selectively measured while the A/D is stimulated with 2667 Hz @ –50 dBm0.

Characteristic	Symbol	Min	Тур	Max	Unit
Input Current +Tx, -Tx	l _{in}	- 1	±0.01	±0.2	μΑ
AC Input Impedance to V _{AG} (1 kHz) +Tx, -Tx	Z _{in}	5	10	_	MΩ
Input Capacitance +Tx, -Tx		_	- 1	10	pF
Input Offset Voltage of TxI Op Amp		- 1	< ±30	_	mV
Input Common Mode Voltage Range +Tx, -Tx	VICR	V _{SS} + 1.0	-	V _{DD} – 2.0	V
Input Common Mode Rejection Ratio +Tx, -Tx	CMRR	<u> </u>	70	_	dB
Txl Unity Gain Bandwidth $R_L \ge 10 \ k\Omega$	BWp	<u> </u>	1000	_	kHz
Txl Open Loop Gain $R_L \ge 10 \ k\Omega$	Avol	- 1	75	_	dB
Equivalent Input Noise (C–Message) Between +Tx and -Tx, at Txl		- 1	-20	_	dBrnC0
Output Load Capacitance for TxI Op Amp		0	-	100	pF
Output Voltage Range Txl Op Amp, RxO or \overline{RxO} R _L = 10 k Ω to V _{AG} R _L = 600 Ω to V _{AG}	Vout	V _{SS} + 0.8 V _{SS} + 1.5		V _{DD} – 1.0 V _{DD} – 1.5	V
$\label{eq:VSS} \mbox{Output Current TxI, RxO, } \overline{RxO} \qquad \qquad \mbox{V}_{\mbox{SS}} + 1.5 \mbox{ V} \leq \mbox{V}_{\mbox{OUt}} \leq \mbox{V}_{\mbox{DD}} - 1.5 \mbox{ V}$		±5.5	-	—	mA
Output Impedance RxO, RxO* 0 to 3.4 kHz	Z _{out}	-	3	—	Ω
Output Load Capacitance for RxO and RxO*		0	-	200	pF
Output dc Offset Voltage Referenced to V _{AG} Pin RxO RxO*				±100 ±150	mV
Internal Gainsetting Resistors for RxG to RxO and RxO		62	100	225	kΩ
External Reference Voltage Applied to V_{ref} (Referenced to $V_{AG})$		0.5	_	V _{DD} – 1.0	V
V _{ref} Input Current		- 1	_	20	μΑ
V _{AG} Output Bias Voltage		-	0.53 V _{DD} + 0.47 V _{SS}	_	V
V _{AG} Output Current Source Sink	VAO	0.4 10.0	-	0.8	mA
Output Leakage Current During Power Down for the TxI Op Amp, $V_{\mbox{AG}},$ RxO, and $\overline{\mbox{RxO}}$		-	-	±30	μA
Positive Power Supply Rejection Ratio,Transmit0 - 100 kHz @ 250 mV, C-Message WeightingReceive		45 55	50 65		dBC
Negative Power Supply Rejection Ratio,Transmit0 - 100 kHz @ 250 mV, C-Message WeightingReceive		50 50	55 60	_	dBC

* Assumes that RxG is not connected for gain modifications to \overline{RxO} .

MODE CONTROL LOGIC (V_{SS} to V_{DD} = 4.75 V to 12.6 V, T_A = -40^{\circ} to 85°C)

Characteristic	Min	Тур	Max	Unit	
V_{LS} Voltage for HCMOS Mode (HCMOS Logic Levels Referenced to $V_{LS})$	VSS	_	V _{DD} - 4.0	V	
$V_{\mbox{LS}}$ Voltage for CMOS Mode (CMOS Logic Levels of $V_{\mbox{SS}}$ to $V_{\mbox{DD}})$		V _{DD} – 0.5	—	V _{DD}	V
Sign Magn	-Law Mode itude Mode -Law Mode	V _{DD} - 0.5 V _{AG} - 0.5 V _{SS}		V _{DD} V _{AG} + 0.5 V _{SS} + 0.5	V
	.78 V Mode 2.5 V Mode .15 V Mode	V _{DD} - 0.5 V _{AG} - 0.5 V _{SS}		V _{DD} V _{AG} + 0.5 V _{SS} + 0.5	V
V _{ref} Voltage for Internal or External Reference (MC145506 Only) Internal Refer External Refer		V _{SS} V _{AG} + 0.5		V _{SS} + 0.5 V _{DD} – 1.0	V
Analog Test Mode Selection Frequency, MS = CCI (MC145506 Only) See Pin Description; Test Modes		—	128	—	kHz

SWITCHING CHARACTERISTICS (V_{SS} to V_{DD} = 9.5 V to 12.6 V, $T_A = -40^{\circ}$ to 85°C, $C_L = 150$ pF, CMOS or HCMOS Mode)

Characteristic		Symbol	Min	Тур	Max	Unit
Output Rise Time Output Fall Time	^t TLH ^t THL		30 30	80 80	ns	
Input Rise Time TDE, TDC, RCE, RD Input Fall Time	DC, DC, MSI, CCI	^t TLH ^t THL	_	_	4 4	μs
Pulse Width TDE Low, TDC, RCE, RD	OC, DC, MSI, CCI	t _w	100	-	-	ns
Data Clock Pulse Frequency	TDC, RDC, DC	fCL	64	-	4096	kHz
CCI Clock Pulse Frequency (MSI = 8 kHz) This Pin Will Accept One of These Discrete Clock Fre Will Compensate to Produce Internal Sequencing	^f CL1 ^f CL2 ^f CL3 ^f CL4 ^f CL5	 	128 1536 1544 2048 2560	 	kHz	
Propagation Delay Time TDE Rising to TDD Low Impedance	HCMOS CMOS	^t P1		90 90	180 150	ns
TDE Falling to TDD High Impedance	HCMOS CMOS	^t P2	_		55 40	
TDC Rising Edge to TDD Data, During TDE High	HCMOS CMOS	^t P3		90 90	180 150	
TDE Rising Edge to TDD Data, During TDC High	HCMOS CMOS	tP4	—	90 90	180 150	
TDC Falling Edge to TDE Rising Edge Setup Time		t _{su1}	20	-	-	ns
TDE Rising Edge to TDC Falling Edge Setup Time		t _{su2}	100	—	—	ns
TDE Falling Edge to TDC Rising Edge to Preserve the N	lext TDD Data	t _{su8}	20	-	—	ns
RDC Falling Edge to RCE Rising Edge Setup Time		t _{su3}	20	—	—	ns
RCE Rising Edge to RDC Falling Edge Setup Time		t _{su4}	100	—	—	ns
RDD Valid to RDC Falling Edge Setup Time		t _{su5}	60	—	—	ns
CCI Falling Edge to MSI Rising Edge Setup Time	t _{su6}	20	-	-	ns	
MSI Rising Edge to CCI Falling Edge Setup Time		t _{su7}	100	-	-	ns
RDD Hold Time from RDC Falling Edge		t _h	100	—	-	ns
TDE, TDC, RCE, RDC, RDD, DC, MSI, CCI Input Capac	citance		_	—	10	pF
TDE, TDC, RCE, RDC, RDD, DC, MSI, CCI Input Currer	nt		_	±0.01	±0.2	μΑ
TDD Capacitance During High Impedance (TDE Low)			_	12	15	pF
TDD Input Current During High Impedance (TDE Low)			_	±0.1	±10.0	μA

DEVICE DESCRIPTIONS

A codec–filter is a device which is used for digitizing and reconstructing the human voice. These devices were developed primarily for the telephone network to facilitate voice switching and transmission. Once the voice is digitized, it may be switched by digital switching methods or transmitted long distance (T1, microwave, satellites, etc.) without degradation. The name codec is an acronym from "coder" for the A/D used to digitize voice, and "decoder" for the D/A used for reconstructing voice. A codec is a single device that does both the A/D and D/A conversions.

To digitize intelligible voice requires a signal to distortion of about 30 dB for a dynamic range of about 40 dB. This may be accomplished with a linear 13-bit A/D and D/A, but will far exceed the required signal to distortion at amplitudes greater than 40 dB below the peak amplitude. This excess performance is at the expense of data per sample. Two methods of data reduction are implemented by compressing the 13-bit linear scheme to companded 8-bit schemes. These companding schemes follow a segmented or "piecewise-linear" curve formatted as a sign bit, 3 chord bits, and 4 step bits. For a given chord, all 16 of the steps have the same voltage weighting. As the voltage of the analog input increases, the 4 step bits increment and carry to the 3 chord bits which increment. With the chord bits incremented, the step bits double their voltage weighting. This results in an effective resolution of 6 bits (sign + chord + 4 step bits) across a 42 dB dynamic range (7 chords above 0, by 6 dB per chord). There are two companding schemes used; Mu-255 Law specifically in North America, and A-Law specifically in Europe. These companding schemes are accepted world wide. The tables show the linear quantization levels to PCM words for the two companding schemes.

In a sampling environment, Nyquist theory says that to properly sample a continuous signal, it must be sampled at a frequency higher than twice the signal's highest frequency component. Voice contains spectral energy above 3 kHz, but its absence is not detrimental to intelligibility. To reduce the digital data rate, which is proportional to the sampling rate, a sample rate of 8 kHz was adopted, consistent with a bandwidth of 3 kHz. This sampling requires a low–pass filter to limit the high frequency energy above 3 kHz from distorting the inband signal. The telephone line is also subject to 50/60 Hz power line coupling which must be attenuated from the signal by a high–pass filter before the A/D converter.

The D/A process reconstructs a staircase version of the desired inband signal which has spectral images of the inband signal modulated about the sample frequency and its harmonics. These spectral images are called aliasing components which need to be attenuated to obtain the desired signal. The low-pass filter used to attenuate these aliasing components is typically called a reconstruction or smoothing filter.

The MC145500 series PCM codec–filters have the codec, both presampling and reconstruction filters, a precision voltage reference on chip, and require no external components. There are three distinct versions of the Motorola MC145500 series with HCMOS compatible outputs.

MC145506

The MC145506 PCM codec–filter is the full–featured 22–pin device. It is intended for use in applications requiring

maximum flexibility. The MC145506 contains all the features of the MC145507 and MC145508. The MC145506 is intended for bit interleaved or byte interleaved applications with data clock frequencies which are nonstandard or time varying. One of the five standard frequencies (listed below) is applied to the CCI input, and the data clock inputs can be any frequency between 64 kHz and 4.096 MHz. The V_{ref} pin allows for use of an external shared reference or selection of the internal reference. The RxG pin accommodates gain adjustments for the inverted analog output. All three pins of the input gainsetting operational amplifier are present which provide maximum flexibility for the analog interface.

MC145507

The MC145507 PCM mono–circuit is intended for standard byte interleaved synchronous or asynchronous applications. TDC can be one of five discrete frequencies. These are 128 kHz (40% to 60% duty cycle), 1.536 MHz, 1.544 MHz, 2.048 MHz, or 2.56 MHz. (For other data clock frequencies, see MC145506 or MC145508.) The internal reference is set for 3.15 V peak full scale, and the full scale input level at Txl and output level at RxO is 6.3 Vp–p. This is the 3 dBm0 level of the PCM codec–filter. The +Tx and –Tx inputs provide maximum flexibility for analog interface. All other functions are described in the pin description.

MC145508

The MC145508 PCM mono-circuit is intended for byte interleaved synchronous applications. The MC145508 has all the features of the MC145507 but internally connects TDC and RDC (see pin description) to the DC pin. One of the five standard frequencies (listed above) should be applied to CCI. The data clock input (DC) can be any frequency between 64 kHz and 4.069 MHz.

PIN DESCRIPTIONS

DIGITAL

VLS

Logic Level Select Input and HCMOS Digital Ground

V_{LS} controls the logic levels and digital ground reference for all digital inputs and the digital output. These devices can operate with logic levels from full supply (V_{SS} to V_{DD}) or with TTL logic levels using V_{LS} as digital ground. For V_{LS} = V_{DD}, all I/O is full supply (V_{SS} to V_{DD} swing) with CMOS switch points. For V_{SS} < V_{LS} < (V_{DD} – 4 V), all inputs are TTL compatible with V_{LS} being the digital ground while TDD outputs HCMOS levels from V_{LS} to V_{DD}. The pins controlled by V_{LS} are inputs MSI, CCI, TDE, TDC, RCE, RDC, RDD, PDI, and output TDD.

MSI

Master Synchronization Input

MSI is used for determining the sample rate of the transmit side and as a time base for selecting the internal prescale divider for the convert clock input (CCI) pin. The MSI pin should be tied to an 8 kHz clock which may be a frame sync or system sync signal. MSI has no relation to transmit or receive data timing, except for determining the internal transmit strobe as described under the TDE pin description. MSI should be derived from the transmit timing in asynchronous applications. In many applications, MSI can be tied to TDE. (MSI is tied internally to TDE in the MC145507/08.)

CCI Convert Clock Input

CCI is designed to accept five discrete clock frequencies. These are 128 kHz, 1.536 MHz, 1.544 MHz, 2.048 MHz, or 2.56 MHz. The frequency at this input is compared with MSI and prescale divided to produce the internal sequencing clock at 128 kHz (or 16 times the sampling rate). The duty cycle of CCI is dictated by the minimum pulse width except for 128 kHz, which is used directly for internal sequencing and must have a 40% to 60% duty cycle. In asynchronous applications, CCI should be derived from transmit timing. (CCI is tied internally to TDC in the MC145507.)

TDC

Transmit Data Clock Input

TDC can be any frequency from 64 kHz to 4.096 MHz, and is often tied to CCI if the data rate is equal to one of the five discrete frequencies. This clock is the shift clock for the transmit shift register and its rising edges produce successive data bits at TDD. TDE should be derived from this clock. (TDC and RDC are tied together internally in the MC145508 and are called DC.)

TDE

Transmit Data Enable Input

TDE serves three major functions. The first TDE rising edge following an MSI rising edge, generates the internal transmit strobe which initiates an A/D conversion. The internal transmit strobe also transfers a new PCM data word into the transmit shift register (sign bit first) ready to be output at TDD. The TDE pin is the high-impedance control for the transmit digital data (TDD) output. As long as this pin is high, the TDD output stays low impedance. This pin also enables the output shift register for clocking out the 8-bit serial PCM word. The logical AND of the TDE pin with the TDC pin, clocks out a new data bit at TDD. TDE should be held high for eight consecutive TDC cycles to clock out a complete PCM word for byte interleaved applications. The transmit shift register feeds back on itself to allow multiple reads of the transmit data. If the PCM word is clocked out once per frame in a byte interleaved system, the MSI pin function is transparent and may be connected to TDE.

The TDE pin may be cycled during a PCM word for bit interleaved applications. TDE controls both the high–impedance state of the TDD output and the internal shift clock. TDE must fall before TDC rises (t_{SU8}) to ensure integrity of the next data bit. There must be at least two TDC falling edges between the last TDE rising edge of one frame and the first TDE rising edge of the next frame. MSI must be available separate from TDE for bit interleaved applications.

TDD

Transmit Digital Data Output

The output levels at this pin are controlled by the V_{LS} pin. For V_{LS} connected to V_{DD}, the output levels are from V_{SS} to V_{DD}. For a voltage of V_{LS} between V_{DD}-4 V and V_{SS}, the output levels are HCMOS compatible with V_{LS} being the digital ground supply and V_{DD} being the positive logic supply. The TDD pin is a three–state output controlled by the TDE pin. The timing of this pin is controlled by TDC and TDE. The data format (Mu–Law, A–Law, or sign magnitude) is controlled by the Mu/A pin.

RDC Receive Data Clock Input

RDC can be any frequency from 64 kHz to 4.096 MHz. This pin is often tied to the TDC pin for applications that can use a common clock for both transmit and receive data transfers. The receive shift register is controlled by the receive clock enable (RCE) pin to clock data into the receive digital data (RDD) pin on falling RDC edges. These three signals can be asynchronous with all other digital pins. The RDC input is internally tied to the TDC input on the MC145508 and called DC.

RCE

Receive Clock Enable Input

The rising edge of RCE should identify the sign bit of a receive PCM word on RDD. The next falling edge of RDC, after a rising RCE, loads the first bit of the PCM word into the receive register. The next seven falling edges enter the remainder of the PCM word. On the ninth rising edge, the receive PCM word is transferred to the receive buffer register and the A/D sequence is interrupted to commence the decode process. In asynchronous applications with an 8 kHz transmit sample rate, the receive Sample rate should be between 7.5 kHz and 8.5 kHz. Two receive PCM words may be decoded and analog summed each transmit frame to allow on–chip conferencing. The two PCM words should be clocked in as two single PCM words, a minimum of 31.25 µs apart, with a receive data clock of 512 kHz or faster.

RDD

Receive Digital Data Input

RDD is the receive digital data input. The timing for this pin is controlled by RDC and RCE. The data format is determined by the Mu/A pin.

Mu/A

Mu/A Select

This pin selects the companding law and the data format at TDD and RDD.

- Mu/A = V_{DD}; Mu–255 Companding D3 Data Format with Zero Code Suppress
- $Mu/A = V_{AG}$; Mu-255 Companding with Sign Magnitude Data Format
- $Mu/A = V_{SS}$; A–Law Companding with CCITT Data Format Bit Inversions

Code	Sign/ Magnitude		Mu–	Law	A–Law (CCITT)		
+ Full Scale	1111	1111	1000	0000	1010	1010	
+ Zero	1000	0000	1111	1111	1101	0101	
– Zero	0000	0000	0111	1111	0101	0101	
– Full Scale	0111	1111	0000	0010	0010	1010	



NOTE: Starting from sign magnitude, to change format: To Mu–Law —

MSB is unchanged (sign)

Invert	remaining	7	bits

If code is 0000 0000, change to 0000 0010 (for zero code suppression)

To A–Law —

MSB is unchanged (sign) Invert odd numbered bits Ignore zero code suppression

PDI

Power Down Input

The power down input disables the bias circuitry and gates off all clock inputs. This puts the V_{AG}, Txl, RxO, RxO, and TDD outputs into a high–impedance state. The power dissipation is reduced to 0.1 mW when PDI is a low logic level. The circuit operates normally with $\overline{PDI} = V_{DD}$ or with a logic high as defined by connection at V_{LS}. TDD will not come out of high impedance for two MSI cycles after \overline{PDI} goes high.

DC

Data Clock Input

In the MC145508, TDC and RDC are internally connected to DCLK.

ANALOG

VAG

Analog Ground Input/Output Pin

VAG is the analog ground power supply input/output. All analog signals into and out of the device use this as their ground reference. Each version of the MC145500 PCM codec-filter family can provide its own analog ground supply internally. The dc voltage of this internal supply is 6% positive of the midway between V_{DD} and V_{SS}. This supply can sink more than 8 mA but has a current source limited to 400 µA. The output of this supply is internally connected to the analog ground input of the part. The node where this supply and the analog ground are connected is brought out to the VAG pin. In symmetric dual supply systems (±5, ±6, etc.), VAG may be externally tied to the system analog ground supply. When RxO or RxO drive low-impedance loads tied to VAG, a pullup resistor to V and will be required to boost the source current capability if VAG is not tied to the supply ground. All analog signals for the part are referenced to VAG, including noise; therefore, decoupling capacitors (0.1 µF) should be used from VDD to VAG and VSS to VAG.

Vref

Positive Voltage Reference Input (MC145506 Only)

The V_{ref} pin allows an external reference voltage to be used for the A/D and D/A conversions. If V_{ref} is tied to V_{SS}, the internal reference is selected. If V_{ref} > V_{AG}, then the external mode is selected and the voltage applied to V_{ref} is used for generating the internal converter reference voltage. In either internal or external reference mode, the actual voltage used for conversion is multiplied by the ratio selected by the RSI pin. The RSI pin circuitry is explained under its pin description below. Both the internal and external references are inverted within the PCM codec–filter for negative input voltages such that only one reference is required.

External Mode — In the external reference mode (V_{ref} > V_{AG}), a 2.5 V reference like the MC1403 may be connected from V_{ref} to V_{AG}. A single external reference may be shared by tying together a number of V_{ref} pins and V_{AG} pins from different codec–filters. In special applications, the external reference voltage may be between 0.5 and 5 V. However, the

reference voltage gain selection circuitry associated with RSI must be considered to arrive at the desired codec–filter gain.

Internal Mode — In the internal reference mode (V_{ref} = V_{SS}), an internal 2.5 V reference supplies the reference voltage for the RSI circuitry. The V_{ref} pin is functionally connected to V_{SS} for the MC145507 and MC145508 pinouts.

RSI

Reference Select Input (MC145506 Only)

The RSI input allows the selection of three different overload or full-scale A/D and D/A converter reference voltages independent of the internal or external reference mode. The RSI pin is a digital input that senses three different logic states: V_{SS}, V_{AG}, and V_{DD}. For RSI = V_{AG}, the reference voltage is used directly for the converters. The internal reference is 2.5 V. For RSI = VSS, the reference voltage is multiplied by the ratio of 1.26, which results in an internal converter reference of 3.15 V. For RSI = V_{DD} , the reference voltage is multiplied by 1.51, which results in an internal converter reference of 3.78 V. The device requires a minimum of 1.0 V of headroom between the internal converter reference to VDD. VSS has this same absolute valued minimum, also measured from the VAG pin. The various modes of operation are summarized in Table 2. The RSI pin is functionally connected to VSS for the MC145507 and MC145508 pinouts.

RxO, RxO

Receive Analog Outputs

These two complimentary outputs are generated from the output of the receive filter. They are equal in magnitude and out of phase. The maximum signal output of each is equal to the maximum peak–to–peak signal described with the reference. If a 3.15 V reference is used with RSI tied to V_{AG} and a 3 dBm0 sine wave is decoded, the RxO output will be a 6.3 V peak–to–peak signal. RxO will also have an inverted signal output of 6.3 V peak–to–peak. External loads may be connected from RxO to RxO for a 6 dB push–pull signal gain or from either RxO or RxO to 9 dBm. With RSI tied to V_{DD}, each output will drive 900 Ω to 9 dBm.

RxG

Receive Output Gain Adjust (MC145506 Only)

The purpose of the RxG pin is to allow external gain adjustment for the RxO pin. If RxG is left open, then the output signal at RxO will be inverted and output at RxO. Thus, the push-pull gain to a load from RxO to RxO is two times the output level at RxO. If external resistors are applied from RxO to RxG (RI) and from RxG to \overline{RxO} (RG), the gain of \overline{RxO} can be set differently from inverting unity. These resistors should be in the range of 10 k Ω . The RxO output level is unchanged by the resistors and the RxO gain is approximately equal to minus RG/RI. The actual gain is determined by taking into account the internal resistors which will be in parallel to these external resistors. The internal resistors have a large tolerance, but they match each other very closely. This matching tends to minimize the effects of their tolerance on external gain configurations. The circuit for RxG and RxO is shown in the Block Diagram.

Txl

Transmit Analog Input

TxI is the input to the transmit filter. It is also the output of the transmit gain amplifier. The TxI input has an internal gain

of 1.0, such that a 3 dBm0 signal at TxI corresponds to the peak converter reference voltage as described in the V_{ref} and RSI pin descriptions. For a 3.15 V reference, the 3 dBm0 input should be 6.3 V peak–to–peak.

+Tx / –Tx

Positive Tx Amplifier Input Negative Tx Amplifier Input

The Txl pin is the input to the transmit band–pass filter. If +Tx or -Tx is available, then there is an internal amplifier preceding the filter whose pins are +Tx, -Tx, and Txl. These pins allow access to the amplifier terminals to tailor the input gain with external resistors. The resistors should be in the range of 10 k Ω .

POWER SUPPLIES

VDD

Most Positive Power Supply

V_{DD} is typically 5 V to 12 V.

Vss

Most Negative Power Supply

V_{SS} is typically 10 V to 12 V negative of V_{DD}.

For a \pm 5 V dual–supply system, the typical power supply configuration is V_{DD} = 5 V, V_{SS} = –5 V, V_{LS} = 0 V (digital

ground accommodating TTL logic levels), and $V_{AG} = 0 V$ being tied to system analog ground.

For single–supply applications, typical power supply configurations include:

$$V_{SS} = 0 V$$

 $V_{\mbox{AG}}$ generates a mid supply voltage for referencing all analog signals.

 V_{LS} controls the logic levels. This pin should be connected to V_{DD} for CMOS logic levels from V_{SS} to V_{DD} . This pin should be connected to digital ground for true TTL logic input levels referenced to V_{LS} , with HCMOS output levels from V_{LS} to V_{DD} .

TESTING CONSIDERATIONS (MC145506 ONLY)

An analog test mode is activated by connecting MSI and CCI to 128 kHz. In this mode, the input of the A/D (the output of the Tx filter) is available at the \overline{PDI} pin. This input is direct coupled to the A/D side of the codec. The A/D is a differential design. This results in the gain of this input being effectively attenuated by half. If monitored with a high–impedance buffer, the output of the Tx low–pass filter can also be measured at the \overline{PDI} pin. This test mode allows independent evaluation of the transmit low–pass filter and A/D side of the codec. The transmit and receive channels of these devices are tested with the codec–filter fully functional.



* To define RDD when TDD is high Z.

Figure 1. Test Circuit

RSI* Pin Level	V _{ref} * Pin Level	Peak–to–Peak Overload Voltage (TxI, RxO)
V _{DD}	V _{SS}	7.56 Vp–p
V _{DD}	V _{AG} + V _{EXT}	(3.02 x V _{EXT}) Vp–p
V _{AG}	V _{SS}	5 Vp–p
V _{AG}	V _{AG} + V _{EXT}	(2 x V _{EXT}) Vp–p
V _{SS}	V _{SS}	6.3 Vp–p
V _{SS}	V _{AG} + V _{EXT}	(2.52 x V _{EXT}) Vp–p

Table 1. MC145506 Options Available by Pin Selection

 * On MC145507/08, RSI and Vref are tied internally to VSS.

Table 2. Summary of Operation Conditions User Programmed Through Pins VDD, VAG, and VSS

Pin Programmed Logic Level		RSI Peak Overload Voltage	VLS
V _{DD}	Mu–Law Companding Curve and D3/D4 Digital Formats with Zero Code Suppress	3.78	CMOS Logic Levels
VAG	Mu–Law Companding Curve and Sign Magnitude Data Format	2.50	TTL Input Levels, V _{AG} Up; HCMOS Output Levels, V _{AG} to V _{DD}
V _{SS}	A–Law Companding Curve and CCITT Digital Format	3.15	TTL Levels, V _{SS} Up; HCMOS Output Levels, V _{SS} to V _{DD}



* Data output during this time will vary depending on TDC rate and TDE timing.

Figure 2. Transmit Timing Diagram



Figure 3. Receive Timing Diagram







Figure 5. MC145506 Gain vs Level Mu-Law Transmit



Figure 6. MC145506 Gain vs Level Mu–Law Receive



Figure 9. MC145506 Gain vs Level A-Law Transmit

Figure 10. MC145506 Gain vs Level A-Law Receive





Figure 21. MC145506 Low–Pass Filter Response Receive







(a) Simplified Transformer Hybrid Using MC145507



NOTE: Hybrid balance by R5 and R6 to equate the RxO signal gain at Txl through the inverting and non–inverting signal paths.

(b) Universal Transformer Hybrid Using MC145507

Figure 23. Hybrid Interfaces to the MC145507 PCM Codec-Filter Mono-Circuit







(b) Single–Ended Hybrid Using MC145506

Figure 24. Hybrid Interfaces to the MC145506 PCM Codec-Filter Mono-Circuit



Figure 25. A Complete Single Party Channel Unit Using MC3419 SLIC and MC145507 PCM Mono–Circuit





			Normalized Encode				Digital	Code				Normalized
Chord	Number	Step	Decision	1	2	3	4	5	6	7	8	Decode
Number	of Steps	Size	Levels	Sign	Chord	Chord	Chord	Step	Step	Step	Step	Levels
			- 8159 -					•			•	
			7903 —	1	0	0	0	0	0	0	0	8031
8	16	256	:				:					:
			4319 —	1	0	0	0	1	1	1	1	4191
			- 4063 — :									:
7	16	128	2143 —	1	0	0	1	1	1	1	1	2079
			– 2015 – :				:					:
6	16	64	1055 —	1	0	1	0	1	1	1	1	1023
			- 991 - :									:
5	16	32	511 —	1	0	1	1	1	1	1	1	495
			- 479 - :				:					:
4	16	16	239 —	1	1	0	0	1	1	1	1	231
			- 223 - :									:
3	16	8	103 —	1	1	0	1	1	1	1	1	99
	10		- 95 - :									:
2	16	4	35 —	1	1	1	0	1	1	1	1	33
			- 31 - :				:					:
1	15	2	3 —	1	1	1	1	1	1	1	0	2
	1	1	- 1 -	1	1	1	1	1	1	1	1	0
NOTES:			- 0 -									

Table 3. Mu–Law Encode–Decode Characteristics

NOTES:

Characteristics are symmetrical about analog zero with sign bit = 0 for negative analog values.
 Digital code includes inversion of all magnitude bits.

			Normalized Encode				Digital	Code				Normalized
Chord	Number	Step	Decision	1	2	3	4	5	6	7	8	Decode
Number	of Steps	Size	Levels	Sign	Chord	Chord	Chord	Step	Step	Step	Step	Levels
			4096 —									
				1	0	1	0	1	0	1	0	4032
7	16	128	3968 — : 2176 —					:				:
			- 2048 -	1	0	1	0	0	1	0	1	2112
6	16	64	- 2048 - : 1088 -					÷				:
0	10	04	- 1024 -	1	0	1	1	0	1	0	1	1056
_	40		:					:				:
5	16	32	544 —	1	0	0	0	0	1	0	1	528
4	16	16	- 512 - :					÷				:
4	16	16	272 -	1	0	0	1	0	1	0	1	264
	40		- 256 - :					:				:
3	16	8	136 —	1	1	1	0	0	1	0	1	132
	10		- 128 - :					:				:
2	16	4	68 -	1	1	1	1	0	1	0	1	66
	00		- 64 - :					:				:
1	32	2	2 -	1	1	0	1	0	1	0	1	1
			- 0 -									

Table 4. A-Law Encode-Decode Characteristics

NOTES:

Characteristics are symmetrical about analog zero with sign bit = 0 for negative analog values.
 Digital code includes alternate bit inversion, as specified by CCITT.

PACKAGE DIMENSIONS

DW SUFFIX SOG PACKAGE CASE 751-03 (MC145507/08)



P SUFFIX PLASTIC DIP CASE 648-08 (MC145507/08)



NOTES:

- 10 IES: 1. DIMENSIONS ARE IN MILLIMETERS. 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994. 3. DIMENSIONS D AND E DO NOT INLCUDE MOLD DESTEMBLY DENT
- PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- MAXIMUM MULD PROTRUSION 0.15 PER SIDE. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF THE B DIMENSION AT MAXIMUM MATERIAL 5. CONDITION.

	MILLIMETERS						
DIM	MIN	MAX					
Α	2.35	2.65					
A1	0.10	0.25					
В	0.35	0.49					
С	0.23	0.32					
D	10.15	10.45					
E	7.40	7.60					
е	1.27	BSC					
Н	10.05	10.55					
h	0.25	0.75					
L	0.50	0.90					
θ	0 °	7 °					

NOTES:

DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: INCH.
 DIMENSION LTO CENTER OF LEADS WHEN FORMER AND MUST CANTER OF LEADS WHEN

FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS				
DIM	MIN	MAX	MIN	MAX				
Α	0.740	0.770	18.80	19.55				
В	0.250	0.270	6.35	6.85				
С	0.145	0.175	3.69	4.44				
D	0.015	0.021	0.39	0.53				
F	0.040	0.70	1.02	1.77				
G	0.100	BSC	2.54 BSC					
Н	0.050	BSC	1.27 BSC					
J	0.008	0.015	0.21	0.38				
К	0.110	0.130	2.80	3.30				
L	0.295	0.305	7.50	7.74				
М	0°	10 °	0 °	10 °				
S	0.020	0.040	0.51	1.01				

P SUFFIX PLASTIC DIP CASE 708-04 (MC145506)





- NOTES:
 POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25 (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
 DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
 DIMENSION B DOES NOT INCLUDE MOLD FLASH.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	27.56	28.32	1.085	1.115	
В	8.64	9.14	0.340	0.360	
С	3.94	5.08	0.155	0.200	
D	0.36	0.56	0.014	0.022	
F	1.27	1.78	0.050	0.070	
G	2.54	BSC	0.100 BSC		
Н	1.02	1.52	0.040	0.060	
J	0.20	0.38	0.008	0.015	
K	2.92	3.43	0.115	0.135	
L	10.16	BSC	0.400	BSC	
M	0 °	15°	0 °	15°	
N	0.51	1.02	0.020	0.040	

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and **(are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employee**.

How to reach us:

 USA/EUROPE/Locations Not Listed: Motorola Literature Distribution;

 P.O. Box 5405, Denver, Colorado, 80217.

 1-303-675-2140 or 1-800-441-2447

 Mfax™: RMFAX0@email.sps.mot.com

 Motorola Fax Back System

 - US & Canada ONLY 1-800-774-1848

 - http://sps.motorola.com/mfax/

 \Diamond

HOME PAGE: http://motorola.com/sps/

Mfax is a trademark of Motorola, Inc.

JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3-20-1, Minami-Azabu. Minato-ku, Tokyo 106-8573 Japan. 81-3-3440-3569 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tao Po, N.T., Hong Kong. 852-26668334

CUSTOMER FOCUS CENTER: 1-800-521-6274

