



MC14583B

DUAL SCHMITT TRIGGER


The MC14583B is a dual Schmitt trigger constructed with complementary P-channel and N-channel MOS devices on a monolithic silicon substrate. Each Schmitt trigger is functionally independent except for a common 3-state input and an internally-connected Exclusive OR output for use in line receiver applications. Trigger levels are adjustable through the positive, negative, and common terminals with the use of external resistors. Applications include the speed-up of a slow waveform edge in interface receivers, level detectors, etc.

- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Single Supply Operation
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range
- Resistor Adjustable Trigger Levels


MAXIMUM RATINGS* (Voltages Referenced to V_{SS})

Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage	-0.5 to +18.0	V
V _{in} , V _{out}	Input or Output Voltage (DC or Transient)	-0.5 to V _{DD} + 0.5	V
I _{in} , I _{out}	Input or Output Current (DC or Transient), per Pin	±10	mA
P _D	Power Dissipation, per Package†	500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
T _L	Lead Temperature (8-Second Soldering)	260	°C

*Maximum Ratings are those values beyond which damage to the device may occur.
 †Temperature Derating: Plastic "P and D/DW" Packages: -7.0 mW/°C From 65°C To 125°C
 Ceramic "L" Packages: -12 mW/°C From 100°C To 125°C



L SUFFIX
CERAMIC
CASE 620



P SUFFIX
PLASTIC
CASE 648




D SUFFIX
SOIC
CASE 751B

ORDERING INFORMATION


MC14XXXBCP Plastic
 MC14XXXBCL Ceramic
 MC14XXXBD SOIC

T_A = -55° to 125°C for all packages.

BLOCK DIAGRAM



LOGIC DIAGRAM



TRUTH TABLE

INPUTS			OUTPUTS				
A	B	Dis	A _{out}	\bar{A}_{out}	B _{out}	\bar{B}_{out}	⊕
0	0	0	0	Z	0	Z	0
0	0	1	0	1	0	1	0
0	1	0	0	Z	1	Z	1
0	1	1	0	1	1	0	1
1	0	0	1	Z	0	Z	1
1	0	1	1	0	0	1	1
1	1	0	1	Z	1	Z	0
1	1	1	1	0	1	0	0

Z = High impedance at output

MC14583B

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

Characteristic	Symbol	V_{DD} Vdc	-55°C		25°C			125°C		Unit
			Min	Max	Min	Typ #	Max	Min	Max	
Output Voltage $V_{in} = V_{DD}$ or 0	"0" Level V_{OL}	5.0	—	0.05	—	0	0.05	—	0.05	Vdc
		10	—	0.05	—	0	0.05	—	0.05	
$V_{in} = 0$ or V_{DD}	"1" Level V_{OH}	5.0	4.95	—	4.95	5.0	—	4.95	—	Vdc
		10	9.95	—	9.95	10	—	9.95	—	
Input Voltage A and B ($V_O = 4.5$ or 0.5 Vdc) ($V_O = 9.0$ or 1.0 Vdc) ($V_O = 13.5$ or 1.5 Vdc)	"0" Level V_{IL}	5.0	—	1.5	—	2.25	1.5	—	1.5	Vdc
		10	—	3.0	—	4.50	3.0	—	3.0	
($V_O = 0.5$ or 4.5 Vdc) ($V_O = 1.0$ or 9.0 Vdc) ($V_O = 1.5$ or 13.5 Vdc)	"1" Level V_{IH}	5.0	3.5	—	3.5	2.75	—	3.5	—	Vdc
		10	7.0	—	7.0	5.50	—	7.0	—	
Output Drive Current ($V_{OH} = 2.5$ Vdc) ($V_{OH} = 4.6$ Vdc) ($V_{OH} = 9.5$ Vdc) ($V_{OH} = 13.5$ Vdc)	Source I_{OH}	5.0	-1.2	—	-1.0	-1.7	—	-0.7	—	mAdc
	Sink I_{OL}	5.0	0.64	—	0.51	0.88	—	0.36	—	
($V_{OL} = 0.4$ Vdc) ($V_{OL} = 0.5$ Vdc) ($V_{OL} = 1.5$ Vdc)		Sink I_{OL}	10	1.6	—	1.3	2.25	—	0.9	—
	15		4.2	—	3.4	8.8	—	2.4	—	
Input Current	I_{in}	15	—	± 0.1	—	± 0.00001	± 0.1	—	± 1.0	μ Adc
Input Capacitance ($V_{in} = 0$)	C_{in}	—	—	—	—	5.0	7.5	—	—	pF
Quiescent Current (Per Package)	I_{DD}	5.0	—	0.25	—	0.0005	0.25	—	7.5	μ Adc
		10	—	0.5	—	0.0010	0.5	—	15	
15	—	1.0	—	0.0015	1.0	—	—	30	—	
Total Supply Current**† (Dynamic plus Quiescent, Per Package) ($C_L = 50$ pF on all outputs, all buffers switching)	I_T	5.0	$I_T = (1.33 \mu A/kHz) f + I_{DD}$						μ Adc	
		10	$I_T = (2.65 \mu A/kHz) f + I_{DD}$							
15	$I_T = (3.98 \mu A/kHz) f + I_{DD}$									
Three-State Leakage Current	I_{TL}	15	—	± 0.1	—	± 0.00001	± 0.1	—	± 3.0	μ Adc

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.


**The formulas given are for the typical characteristics only at 25°C.

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) V_{ik}$$

where: I_T is in μA (per package), C_L in pF, $V = (V_{DD} - V_{SS})$ in volts, f in kHz is input frequency, and $k = 0.005$.

PIN ASSIGNMENT



This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

MC14583B

SWITCHING CHARACTERISTICS* ($C_L = 50 \text{ pF}$, $T_A = 25^\circ\text{C}$)

Characteristic	Symbol	V _{DD}	Min	Typ #	Max	Unit
Output Rise Time $t_{TLH} = (3.0 \text{ ns/pF}) C_L + 30 \text{ ns}$ $t_{TLH} = (1.5 \text{ ns/pF}) C_L + 15 \text{ ns}$ $t_{TLH} = (1.1 \text{ ns/pF}) C_L + 10 \text{ ns}$	t_{TLH}	5.0 10 15	-- -- --	180 90 65	360 180 130	ns
Output Fall Time $t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ $t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$	t_{THL}	5.0 10 15	-- -- --	100 50 40	200 100 80	ns
Propagation Delay Time A _{in} , B _{in} to A _{out} , B _{out} $t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 565 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 197 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 125 \text{ ns}$ A _{in} , B _{in} to A _{out} , B _{out} $t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 1015 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 347 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 235 \text{ ns}$ A _{in} , B _{in} to Exclusive OR $t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 665 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 257 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 145 \text{ ns}$	t_{PLH} , t_{PHL}	5.0 10 15	-- -- --	650 230 150	1300 460 300	ns
3-State Enable, Disable Delay Time (see figure 5) $t_{on}, t_{off} = (1.7 \text{ ns/pF}) C_L + 140 \text{ ns}$ $t_{on}, t_{off} = (0.66 \text{ ns/pF}) C_L + 57 \text{ ns}$ $t_{on}, t_{off} = (0.5 \text{ ns/pF}) C_L + 30 \text{ ns}$	t_{on} , t_{off}	5.0 10 15	-- -- --	225 90 55	450 180 110	ns
Positive Threshold Voltage (R ₁ , R ₂ = 5.0 k Ω)	V _{T+}	5.0 10 15	-- -- --	3.30 5.70 8.20	-- -- --	V _{dc}
Negative Threshold Voltage (R ₁ , R ₂ = 5.0 k Ω)	V _{T-}	5.0 10 15	-- -- --	1.70 4.30 6.80	-- -- --	V _{dc}
Hysteresis Voltage (R ₁ , R ₂ = 5.0 k Ω)	V _H	5.0 10 15	0.85 0.70 0.70	1.70 1.40 1.40	3.40 2.80 2.80	V _{dc}
Threshold Voltage Variation, A to B (R ₁ , R ₂ = 5.0 k Ω)	ΔV_T	5.0 10 15	-- -- --	0.1 0.15 0.20	-- -- --	V _{dc}

*The formulas given are for the typical characteristics only at 25°C.

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

MC14583B

FIGURE 1 – TYPICAL OUTPUT SOURCE AND SINK CHARACTERISTICS TEST CIRCUIT




FIGURE 2 – POWER DISSIPATION TEST CIRCUIT AND WAVEFORMS







FIGURE 3 – TYPICAL THRESHOLD POINTS

A – Feedback scheme for independent threshold adjustment:





B – Feedback scheme for hysteresis adjustment:



MC14583B



FIGURE 4 – SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



Note: Dashed lines indicate high output resistance

MC14583B

FIGURE 5 — 3-STATE SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



V_{OL}' and V_{OH}' refer to the levels present as a result of the 1 k ohm load resistors.