MC1594L MC1494L

Specifications and Applications Information





CONTENTS							
Subject Sequence	Specification Page No.	Subject Sequence	Specification Page No.				
Maximum Ratings	2	AC Operation	8				
Electrical Characteristics	2	DC Applications	9				
Test Circuits	3	AC Applications	11				
Characteristic Curves	4	Definitions	13				
Circuit Description	5	General Information Index	14				
Circuit Schematic	5						
DC Operation	6						

MAXIMUM RATINGS (T_A = +25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Power Supply Voltage	V* V-	+18 -18	Vdc
Differential Input Signal	V ₉ −V ₆ V ₁₀ −V ₁₃	$\pm 6+l_1 R_Y < 30$ $\pm 6+l_1 R_X < 30$	Vdc
Common-Mode Input Voltage $V_{CMY} = V_9 = V_6$ $V_{CMX} = V_{10} = V_{13}$	∨смү ∨смх	±11.5 ±11.5	Vdc
Power Dissipation (Package Limitation) T _A = +25 ^o C Derate above T _A = +25 ^o C	Р _D 1/0 _{ЈА}	750 5.0	mW mW/°(
Operating Temperature Range MC1594 MC1494	TA	-55 to +125 0 to + 75	°c
Storage Temperature Range	⊤stg	-65 to +150	°C

$$\label{eq:electrical characteristics} \begin{split} \text{Electrical characteristics} (v^{4} \approx +15 \, v, \, v^{4} \approx +15 \, v, \, r_{A} \approx +25^{9} \text{C}, \, \text{R1} \approx 16 \, \text{k} \, \Omega, \, \text{R}_{X} \approx 30 \, \text{k} \, \Omega, \, \text{R}_{Y} + 62 \, \text{k} \, \Omega, \, \text{R}_{L} + 47 \, \text{k} \, \Omega, \, \text{unless otherwise noted}) \end{split}$$

Characterístic			1	MC1594			MC1494		
	Fig.	Symbol	Min	Тур	Мах	Min	Түр	Max	Unit
Linearity	1	ERXOFERY	1 1 11	1	19 J. 1				%
Output error in Percent of full scale			U 3	1. C. Se	1. 1.11		i)		
-10 V <v<sub>x<+10 V (V_Y = ±10 V) -10 V<v<sub>y<+10 V (V_x = ±10 V)</v<sub></v<sub>			- 219-	12. 5	"ALM				
$T_A = +25^{\circ}C$			1.863	± 0.3	± 0.5	-	± 0.5	± 1.0	
$T_A = T_{high}$				1.0.5	+ 0.8	_	_ 0.5		
			1.51	191	20.00			± 1.3	
T _A = T _{low} (2)	2,3,4			at Br	± 0.8	-	-	± 1.3	
Voltage Range (V _X = V _Y = V _{in})	2,3,4	Vin	±10	122.5	Cent	±10	_	-	V.
Resistance (X or Y Input)		Rin	100	300		110	300	-	V _{pk} M1
Offset Voltage (X Input) (Note 1)		IV _{iox} I		0.1	1.6		0.2	2.5	V
(Y Input) (Note 1)		Viox	12.	0.4	1.6	_	0.2	2.5	v
Bias Current (X or Y Input)			1-10	0.5	1.5	_	1.0	2.5	μA
Offset Current (X or Y Input)		і _ь По	-	28	150	_	50	400	nA
Output	3.4			-					
Voltage Swing Capability	0,1	vo	±10	121	182314	±10	-	-	Vpk
Impedance		Ro	40	850	-		850	-	k11
Offset Voltage (Note 1)		IVool	-	0.8	1.6		1.2	2.5	v
Offset Current (Note 1)		lool	1	17	34	-	25	52	μA
Temperature Stability (Drift)			145	1.0					
TA = Thigh to Tlow			小師	- 44 - 1					
Output Offset (X = 0, Y = 0) Voltage		TCV00	N.E.	1.3	and the second	-	1.3	-	mV/°0
Current	1 1	TCIOO		27	1:	-	27	-	nA/ ⁰ C
X Input Offset (Y = 0)		TCViox	0.05.5	03	بال إنسان إلى	1 - J	0.3	-	mV/°(
Y Input Offset (X = 0)		TCVioy	1.0	1.5		1.00	1.5	. in	
Scale Factor		TCK	dia = 1	0.07	17 4 16	-	0.07	-	%/°C
Total dc Accuracy Drift (X = 10, Y = 10)		TCE	178	0.09	17471	-	0.09	-	
Dynamic Response	5		12 14	1 530 -	811-1				
Small Signal (3 dB) X		BW3dB(X)	1	0.8	- 2 4 - 5	-	0.8	-	MHz
Y		BW3dB(Y)	10 - Ca	10	2. 6. 6	-	1.0	-	
Power Bandwidth (47 k)		Pew	13.	440	나 분석.	~	440	-	kHz
3 ⁰ Relative Phase Shift		lo		240	171	-	240	-	
1% Absolute Error		10	17	30	$= h_i \#_{h_i} \downarrow$	-	30	-	
Common Mode Input Swing (X or Y)	6	CMV	1.10.5		-	±10.5	_		
Gain (X or Y)		ACM	10.5	-65	100	± 10.5	-65	_	V _{pk} dB
Power Supply	7	~UM		-05	1		-03		40
Current		Id+	State 1	6.0	9.0		6.0	12	mAdo
		'd"	120	6.5	9.0	_	6.5	12	
Quiescent Power Dissipation		Pd	영습의,	185	260	_	185	350	mW
Sensitivity		S⁺		13	50	_	13	100	mV/V
(C)		s-	120	30	100	-	30	200	
Regulated Offset Adjust Voltages	7		100						
Positive	1 1	VR	+3.5	+4.3	+5.0	+3.5	+4.3	+5.0	Vdc
Negative		VR	-3.5	-4.3	-5.0	-3.5	-4.3	-5.0	
Temperature Coefficient (V ⁺ _R or V _R)		TCVR	-11779 -16 -1 14	0.03	6 1 24	-	0.03		mv/º
Power Supply Sensitivity (V ⁺ _R or V ⁻ _R)	-			0.6	1. Salar				
, ower supply sensitivity (VR or VR)		SR. SR	PLU TRA	0.6		-	0.6	-	mV/\

Note 1: Offsets can be adjusted to zero with external potentiometers $\underbrace{O}_{T_{high}} \stackrel{*}{\to} 125^{\circ}C \text{ for MC1594} \qquad \underbrace{O}_{T_{low}} \stackrel{*}{\to} -55^{\circ}C \text{ for MC1594} \\ \stackrel{*}{\to} 75^{\circ}C \text{ for MC1494} \qquad O^{\circ}C \text{ for MC1494}$

(MC1594 - Pg. 2)





GENERAL INFORMATION

1. CIRCUIT DESCRIPTION

1.1

Introduction The MC1594 is a monolithic, four-quadrant multiplier that operates on the principle of variable transconductance. It features a single-ended current output referenced to ground and provides two complementary regulated voltages for use with the offset adjust circuits to virtually eliminate sensitivity of the offset voltage nulls to changes in supply voltage. As shown in Figure 15, the MC1594 consists of a multiplier proper and associated peripheral circuitry to provide these features.



1.2 Regulator (Figure 15)

The regulator biases the entire MC1594 circuit making it essentially independent of supply variation. It also provides two convenient regulated supply voltages which can be used in the offset adjust circuitry. The regulated output voltage at pin 2 is approximately +4.3 V while the regulated voltage at pin 4 is approximately -4.3 V. For optimum temperature stability of these regulated totages, it is recommended that $|I_2| = |I_4| = 1.0 \text{ mA}$ (equivalent load of 8.6 k Ω). As will be shown later, there will normally be two 20 k-ohm potentiometers and one 50 k-ohm potentiometer connected between pins 2 and 4.

The regulator also establishes a constant current reference that controls all of the constant current sources in the MC1594. Note that all current sources are related to current I_1 which is determined by R1. For best temperature performance, R1 should be $16 \ k\Omega$ so that $I_1 \approx 0.5 \ mA$ for all applications.

1.3 Multiplier (Figure 15)

The multiplier section of the MC1594 (center section of Figure 15) is nearly identical to the MC1595 and is discussed in detail in Application Note AN-489, "Analysis and Basic Operation of the MC1595". The result of this analysis is that the differential output current of the multiplier is given by:

$$I_{A} - I_{B} = \Delta I \approx \frac{2V_{X} V_{Y}}{R_{X} R_{Y} I_{1}}$$

Therefore, the output is proportional to the product of the two input voltages.

1.4 Differential Current Converter (Figure 15)

This portion of the circuitry converts the differential output current $\{I_A-I_B\}$ of the multiplier to a single-ended output current (I_0) :

or

$$I_0 = \frac{2V_X V_Y}{R_X R_Y I_1}$$

The output current can be easily converted to an output voltage by placing a load resistor $R_{\rm L}$ from the output (pin 14) to ground (Figure 17) or by using an op-ampl. as a current-to-voltage converter (Figure 16). The result in both circuits is that the output voltage is given by:

$$v_0 = \frac{2R_L V_X V_Y}{R_X R_Y I_1} = K V_X V_Y$$

where K (scale factor) = $\frac{2R_L}{R_X R_Y I_1}$

2. DC OPERATION

2.1 Selection of External Components

For low frequency operation the circuit of Figure 16 is recommended. For this circuit, R_X = 30 k Ω , R_Y = 62 k Ω , R_1 = 16 k Ω and hence I $_1$ ≈ 0.5 mA. Therefore, to set the scale factor, K, equal to 1/10, the value of R_L can be calculated to be:

$$K = \frac{1}{10} = \frac{2R_L}{R_X R_Y I_1}$$

or
$$R_{L} = \frac{R_{X}R_{Y}I_{1}}{(2)(10)} = \frac{(30 \text{ k})(62 \text{ k})(0.5 \text{ mA})}{20}$$

 $R_1 = 46.5 k$

Thus, a reasonable accuracy in scale factor can be achieved by making R $_{L}$ a fixed 47 $k\Omega$ resistor. However, if it is desired



that the scale factor be exact, R_L can be comprised of a fixed resistor and a potentiometer as shown in Figure 16. It should be pointed out that there is nothing magic about setting the scale factor to 1/10. This is merely a convenient factor to use if the V_X and V_Y input voltages are expected to be large, say ±10 V. Obviously with V_X = V_Y = 10 V and a scale factor of unity, the device could not hope to provide a 100 V output, so the scale factor of ten. For many applications it may be desirable to set K = 1/2 or K = 1 or even K = 100. This can be accomplished by adjusting R_X, R_Y and R_L appropriately.

The selection of R_L is arbitrary and can be chosen after resistors R_X and R_Y are found. Note in Figure 16 that R_Y is 62 kΩ while R_X is 30 kΩ. The reason for this is that the "Y" side of the multiplier exhibits a second order non-linearity whereas the "X" side exhibits a simple non-linearity. By making the R_Y resistor approximately twice the value of the R_X resistor, the linearity on both the "X" and "Y" sides are made equal. The selection of the R_X and R_Y resistor values is dependent upon the expected amplitude of V_X and V_Y inputs. To maintain a specified linearity, resistors R_X and R_Y should be selected according to the following equations:

 $R_X \ge 3 \; V_X$ (max) in $k \Omega$ when V_X is in volts

 $R_{Y} \geq 6 \; V_{Y}$ (max) in $k \Omega$ when V_{Y} is in volts

For example, if the maximum input on the "X" side is ± 1 volt, resistor R_X can be selected to be 3 kΩ. If the maximum input on the "Y" side is also ± 1 volt, then resistor R_Y can be selected to be 6 kΩ (6.2 kΩ nominal value). If a scale factor of K = 10 is desired, the load resistor is found to be 47 kΩ. In this example, the multiplier provides a gain of 20 dB.

2.2 Operational Amplifier Selection

The operational amplifier connection in Figure 16 is a simple but extremely accurate current-to-voltage converter. The output current of the multiplier flows through the feedback resistor R_L to provide a low impedance output voltage from the op-ampl. Since the offset current and bias currents of the op-ampl, will cause errors in the output voltage, particularly with temperature, one with very low bias and offset currents is recommended. The MC1556/MC1456 or MC1741/MC1741C are excellent choices for this application.

Since the MC1594 is capable of operation at much higher frequencies than the op-ampl., the frequency characteristics of the circuit in Figure 16 will be primarily dependent upon the op-ampl.

2.3 Stability

The current-to-voltage converter mode is a most demanding application for an operational amplifier. Loop gain is at its maximum and the feedback resistor in conjunction with stray or input capacitance at the multiplier output adds additional phase shift. It may therefore be necessary to add (particularly in the case of internally compensated op-ampls.) a small feedback capacitor to reduce loop gain at the higher frequencies. A value of 10 pF in parallel with R_L should be adequate to insure stability over production and temperature variations, etc.

An externally compensated op-ampl. might be employed using slightly heavier compensation than that recommended for unity-gain operation.

2.4 Offset Adjustment

The non-inverting input of the op-ampl. provides a convenient point to adjust the output offset voltage. By connecting this point to the wiper arm of a potentiometer (P3), the output

offset voltage can be adjusted to zero (see offset and scale factor adjustment procedure).

The input offset adjustment potentiometers, P1 and P2 will be necessary for most applications where it is desirable to take advantage of the multiplier's excellent linearity characteristics. Depending upon the particular application, some of the potentiometers can be omitted (see Figures 17, 19, 22, 24 and 25).

2.5 Offset and Scale Factor Adjustment Procedure

The adjustment procedure for the circuit of Figure 16 is: A. X Input Offset

- (a) connect oscillator (1 kHz, 5 Vpp sinewave) to the "Y" input (pin 9)
- (b) connect "X" input (pin 10) to ground
- (c) adjust X-offset potentiometer, P2 for an ac null at the output
- B. Y Input Offset
 - (a) connect oscillator (1 kHz, 5 Vpp sinewave) to the "X" input (pin 10)
 - (b) connect "Y" input (pin 9) to ground
 - (c) adjust Y-offset potentiometer, P1 for an ac null at the output
- C. Output Offset
 - (a) connect both "X" and "Y" inputs to ground
 - (b) adjust output offset potentiometer, P3, until the output voltage $V_{0},$ is zero volts dc
- D. Scale Factor
 - (a) apply +10 Vdc to both the "X" and "Y" inputs
 - (b) adjust P4 to achieve -10.00 V at the output
 - (c) apply -10 Vdc to both "X" and "Y" inputs and check for V_{0} = -10.00 V
- E. Repeat steps A through D as necessary.

The ability to accurately adjust the MC1594 is dependent on the offset adjust potentiometers. Potentiometers should be of the "infinite" resolution type rather than wirewound. Fine adjustments in balanced-modulator applications may require two potentiometers to provide "coarse" and "fine" adjustment. Potentiometers should have low temperature coefficients and be free from backlash.

2.6 Temperature Stability

While the MC1594 provides excellent performance in itself, overall performance depends to a large degree on the quality of the external components. Previous discussion shows the direct dependence on R_X, R_Y, and R_L and indirect dependence on R1 (through 1₁). Any circuit subjected to temperature variations should be evaluated with these effects in mind.

2.7 Bias Currents

The MC1594 multiplier, like most linear IC's, requires a dc bias current into its input terminals. The device cannot be capacitively coupled at the input without regard for this bias current. If inputs V_X and V_Y are able to supply the small bias current ($\approx 0.5 \ \mu$ A) resistors, R (Figure 16) can be omitted. If the MC1594 is used in an ac mode of operation and capacitive coupling is used the value of resistor R can be any reasonable value up to 100 kΩ. For minimum noise and optimum temperature performance, the value of resistor R should be as low as practical.

2.8 Parasitic Oscillation

When long leads are used on the inputs, oscillation may occur. In this event, an RC parasitic suppression network similar to the ones shown in Figure 16 should be connected directly to each input using short leads. The purpose of the network is to reduce the "Q" of the source-tuned circuits which cause the oscillation.

Inability to adjust the circuit to within the specified accuracy may be an indication of oscillation.

3. AC OPERATION

3.1 General

For ac operation, such as balanced modulation, frequency doubler, AGC, etc., the op-ampl. will usually be omitted as well as the output offset adjust potentiometer. The output offset adjust potentiometer is omitted since the output will normally be ac-coupled and the dc voltage at the output is of no concern providing it is close enough to zero volts that it will not cause clipping in the output waveform. Figure 17





shows a typical ac multiplier circuit with a scale factor $K\!\approx\!1$. Again, resistor R_X and R_Y are chosen as outlined in the previous section, with R_L chosen to provide the required scale factor.

The offset voltage then existing at the output will be equal to the offset current times the load resistance. The output offset current of the MC1594 is typically 17 μ A and 35 μ A maximum. Thus, the maximum output offset would be about 160 mV.

3.2 Bandwidth

The bandwidth of the MC1594 is primarily determined by two factors. First, the dominant pole will be determined by the load resistor and the stray capacitance at the output terminal. For the circuit shown in Figure 17, assuming a total output capacitance (C_0) of 10 pF, the 3 dB bandwidth would be approximately 3.4 MHz. If the load resistor were 47 kΩ, the bandwidth would be approximately 340 kHz.

Secondly, a "zero" is present in the frequency response characteristic for both the "X" and "Y" inputs which causes the output signal to rise in amplitude at a 6 dB/octave slope at frequencies beyond the breakpoint of the "zero". The "zero" is caused by the parasitic and substrate capacitance which is related to resistors R_X and R_Y and the transistors associated with them. The effect of these transmission

"zeros" is seen in Figures 9 and 10. The reason for this increase in gain is due to the bypassing of R_X and R_Y at high frequencies. Since the R_Y resistor is approximately twice the value of the R_X resistor, the zero associated with the "Y" input will occur at approximately one octave below the zero associated with the "X" input. For $R_X = 30~k\Omega$ and $R_Y = 62~k\Omega$, the zeros occur at 1.5 MHz for the "X" input and 700 kHz for the "Y" input. These two measured breakpoints correspond to a shunt capacitance of about 3.5 pF. Thus, for the circuit of Figure 17, the "X" input zero and "Y" input zero will be at approximately 15 MHz and 7 MHz respectively.

It should be noted that the MC1594 multiplies in the time domain, hence, its frequency response is found by means of complex convolution in the frequency (Laplace) domain. This means that if the "X" input does not involve a frequency, it is not necessary to consider the "X" side frequency response in the output product. Likewise, for the "Y" side. Thus, for applications such as a wideband linear AGC amplifier which has a dc voltage as one input, the multiplier frequency response has one zero and one pole. For applications which involve an ac voltage on both the "X" and "Y" side, such as a balanced modulator, the product voltage response will have two zeros and one pole, hence, peaking may be present in the output.

From this brief discussion, it is evident that for ac applications; (1) the value of resistors R_X , R_Y and R_L should be kept as small as possible to achieve maximum frequency response, and (2) it is possible to select a load resistor R_L such that the dominant pole (R_L, C_p) cancels the input zero $(R_X, 3.5 \ pF$ or $R_Y, 3.5 \ pF$) to give a flat amplitude characteristic with frequency. This is shown in Figures 9 and 10. Examination of the frequency characteristics of the "X" and "Y" inputs will demonstrate that for wideband amplifier applications, the best tradeoff with frequency response and gain is achieved by using the "Y" input for the ac signal.

For ac applications requiring bandwidths greater than those specified for the MC1594, two other devices are recommended. For modulator-demodulator applications, the MC1596 may be used up to 100 MHz. For wideband multiplier applications, the MC1595 (using small collector loads and ac coupling) can be used.

3.3 Slew-Rate

The MC1594 multiplier is not slew-rate limited in the ordinary sense that an op-ampl. is. Since all the signals in the multiplier are currents and not voltages, there is no charging and discharging of stray capacitors and thus no limitations beyond the normal device limitations. However, it should be noted that the quiscent current in the output transistors is 0.5 mA and thus the maximum rate of change of the output voltage is limited by the output load capacitance by the simple equation:

w-Rate
$$\frac{\Delta V_0}{\Delta T} = \frac{I_0}{C}$$

Thus, if Co is 10 pF, the maximum slew-rate would be:

$$\frac{\Delta V_0}{\Delta T} = \frac{0.5 \times 10^{-3}}{10 \times 10^{-12}} = 50 \text{ V/}\mu\text{s}$$

This can be improved if necessary by addition of an emitterfollower or other type of buffer.

3.4 Phase-Vector Error

Sle

All multipliers are subject to an error which is known as the phase-vector error. This error is a phase error only and does not contribute an amplitude error per se. The phase-vector

error is best explained by an example. If the "X" input is described in vector notation as

and the "Y" input is described as

Y = B <u>X</u> 0⁰

then the output product would be expected to be

However, due to a relative phase shift between the "X" and "Y" channels, the output product will be given by

 $V_0 = AB \measuredangle \phi$

Notice that the magnitude is correct but the phase angle of the product is in error. The vector, V, associated with this error is the "phase-vector error". The starting fact about the phase-vector error is that it occurs and accumulates much more rapidly than the amplitude error associated with frequency response. In fact, a relative phase shift of only 0.57° will result in a 1% phase-vector error. For most applications, this error is meaningless. If phase of the output product is not important, such as in the case of double sideband modulation or demodulation, then a 1% phase-vector error will represent a 1% amplitude error at the phase angle of interest.

FIGURE 18 - PHASE-VECTOR ERROR



3.5 Circuit Layout

If wideband operation is desired, careful circuit layout must be observed. Stray capacitance across R_X and R_Y should be avoided to minimize peaking (caused by a zero created by the parallel RC circuit).

4. DC APPLICATIONS

4.1 Squaring Circuit

If the two inputs are connected together, the resultant function is squaring:

$$V_0 = KV^2$$

where K is the scale factor (see Figure 19).

However, a more careful look at the multiplier's defining equation will provide some useful information. The output voltage, without initial offset adjustments is given by:

 $V_{o} = K(V_{x} + V_{iox} - V_{x off}) (V_{y} + V_{ioy} - V_{y off}) + V_{oo}$

(See "Definitions" for an explanation of terms). With $V_x = V_y = V$ (squaring) and defining

 $e_y = V_{ioy} - V_y off$

The output voltage equation becomes

$$V_0 = K V_x^2 + K V_x (\epsilon_x + \epsilon_y) + K \epsilon_x \epsilon_y + V_{00}$$

This shows that all error terms can be eliminated with only three adjustment potentiometers, eliminating one of the input offset adjustments. For instance, if the "X" input offset adjustment is eliminated, $\epsilon_{\rm X}$ is determined by the internal offset, $V_{\rm IOX}$, but $\epsilon_{\rm Y}$ is adjustable to the extent that the ($\epsilon_{\rm X}$ + $\epsilon_{\rm Y}$) term can be zeroed. Then the output offset adjustment is used to adjust the $V_{\rm OO}$ term and thus zero the remaining error terms. An ac procedure for nulling with three adjustment is is:

A. AC Procedure:

- 1. Connect oscillator (1 kHz, 15 Vpp) to input
- Monitor output at 2 kHz with tuned voltmeter and adjust P4 for desired gain (Be sure to peak response of voltmeter)
- 3. Tune voltmeter to 1 kHz and adjust P1 for a minimum output voltage
- 4. Ground input and adjust P3 (output offset) for zero volts dc out
- 5. Repeat steps 1 through 4 as necessary.



B. DC Procedure:

- 1. Set $V_X = V_Y = 0$ V and adjust P3 (output offset potentiometer) such that $V_0 = 0.0$ Vdc
- Set V_X = V_Y = 1.0 V and adjust P1 (Y input offset potentiometer) such that the output voltage is -0.100 volts
- Set V_X = V_Y = 10 Vdc and adjust P4 (load resistor) such that the output voltage is -10.00 volts
- 4. Set V_X = V_Y = -10 Vdc. Repeat steps 1 through 4 as necessary.

4.2 Divide

Divide circuits warrant a special discussion as a result of their special problems. Classic feedback theory teaches that if a multiplier is used as a feedback element in an operational amplifier circuit, the divide function results. Figure 20 illustrates the theoretical simplicity of such an approach and a practical realization is shown in Figure 21.

The characteristic "failure" mode of the divide circuit is latch-up. One way it can occur is if V χ is allowed to go negative or, in some cases, if V χ approaches zero.

Figure 20 illustrates why this is so. For $V_X > 0$ the transfer function through the multiplier is non-inverting. Its output is fed to the inverting input of the op-ampl. Thus, operation is in the negative feedback mode and the circuit is dc stable. Should V_X change polarity, the transfer function through the multiplier becomes inverting, the amplifier has positive feedback and latch-up results.

FIGURE 20 - BASIC DIVIDE CIRCUIT USING MULTIPLIER



 V_X being near zero is a result of the transfer through the multiplier being near zero. The op-ampl. is then operating with a very high closed loop gain and error voltages can thus become effective in causing latch-up.

The other mode of latch-up results from the output voltage of the op-ampl. exceeding the rated common-mode input voltage of the multiplier. The input stage of the multiplier becomes saturated, phase reversal tesults, and the circuit is latched up. The circuit of Figure 21 protects against this happening by clamping the output swing of the op-ampl. to approximately ± 10.7 volts. Five-percent tolerance, 10-volt zeners are used to assure adequate output swing but still limit the output voltage of the op-ampl. from exceeding the common-mode input range of the MC1594.

Setting up the divide circuit for reasonably accurate operation is somewhat different from the procedure for the multiplier itself. One approach, however, is to break the feedback loop, null out the multiplier circuit, and then close the loop.

A simpler approach, since it does not involve breaking the loop (thus making it more practical on a production basis), is:

- 1. Set $V_Z = 0$ volts and adjust the output offset potentiometer (P3) until the output voltage (V_0) remains at some (not necessarily zero) constant value as V_X is varied between +1.0 volt and +10 volts.
- 2. Maintain V_Z at 0 volts, set V_X at +10 volts and adjust the Y input offset potentiometer (P1) until $V_0 = 0$ volts.
- 3. With V_X = V_Z, adjust the X input offset potentiometer (P2) until the output voltage remains at some (not necessarily 10 volts) constant value as V_Z = V_X is varied between +1.0 volt and +10 volts.
- 4. Maintain $V_X = V_Z$ and adjust the scale factor potentiometer (R_L) until the average value of V₀ is -10 volts as $V_Z = V_X$ is varied between +1.0 volt and +10 volts.
- Repeat steps 1 through 4 as necessary to achieve optimum performance.

Users of the divide circuit should be aware that the accuracy to be expected decreases in direct proportion to the denomi-





FIGURE 22 - BASIC SQUARE ROOT CIRCUIT



nator voltage. As a result, if V_X is set to 10 volts and 0.5% accuracy is available, then 5% accuracy can be expected when V_X is only 1 volt.

In accordance with an earlier statement, V_X may have only one polarity, positive, while V_Z may be either polarity.

4.3 Square Root

A special case of the divide circuit in which the two inputs to the multiplier are connected together results in the square root function as indicated in Figure 22. This circuit too may suffer from latch-up problems similar to those of the divide circuit. Note that only one polarity of input is allowed and diode clamping (see Figure 23) protects against accidental latch-up.

This circuit too, may be adjusted in the closed-loop mode:

- 1. Set V_Z = -0.1 Vdc and adjust P3 (output offset) for V_Q = 0.316 Vdc.
- 2. Set Vz to -0.9 Vdc and adjust P2 ("X" adjust) for V_0 = +3 Vdc.
- 3. Set V_Z to -10 Vdc and adjust P4 (gain adjust) for V₀ = +10 Vdc.

Steps 1 through 3 may be repeated as necessary to achieve desired accuracy.

Note: Operation near zero volts input may prove very inaccurate, hence, it may not be possible to adjust V_0 to 0 but rather only to within 100 to 400 mV of zero.

5. AC APPLICATIONS

5.1 Wideband Amplifier With Linear AGC

If one input to the MC1594 is a dc voltage and a signal voltage is applied to the other input, the amplitude of the output signal can be controlled in a linear fashion by varying the dc voltage. Hence, the multiplier can function as a dc coupled, wideband amplifier with linear AGC control.

In addition to the advantage of Linear AGC control, the multiplier has three other distinct advantages over most other types of AGC systems. First, the AGC dynamic range is theoretically infinite. This stems from the basic fact that with zero volts dc applied to the AGC, the output will be zero regardless of the input. In practice, the dynamic range is limited by the ability to adjust the input offset adjust potentiometers. By using cermet multi-turn potentiometers, a dynamic range of 80 dB can be obtained. The second advantage of the multiplier is that variation of the AGC voltage has no effect on the signal handling capability of the signal port, nor does it alter the input impedance of the signal port. This feature is particularly important in AGC systems which are phase sensitive. A third advantage of the multiplier is that the output-voltage-swing capability and output impedance are unchanged with variations in AGC voltage.

The circuit of Figure 24 demonstrates the linear AGC amplifier. The amplifier can handle 1 V(rms) and exhibits a gain of approximately 20 dB. It is AGC'd through a 60 dB dynamic range with the application of an AGC voltage from 0 Vdc to 1 Vdc. The bandwidth of the amplifier is determined by the load resistor and output stray capacitance. For this reason, an emitter-follower buffer has been added to extend the bandwidth in excess of 1 MHz.

5.2 Balanced Modulator

When two-time variant signals are used as inputs, the result-



FIGURE 23 - SQUARE ROOT CIRCUIT



The input R's are used to supply bias current to the multiplier inputs as well as provide matching input impedance. The output frequency range of this configuration is determined by the 4.7 k ohm output impedance and capacitive loading. Assuming a 6 pF load, the small-signal bandwidth is 5.5 MHz.

The circuit of Figure 25 will provide a typical carrier rejection of \geq 70 dB from 10 kHz to 1.5 MHz.

The circuit of Figure 25 can be used as a frequency doubler with input frequencies in excess of 2 MHz.

the output will be sinusoidal and requires no filtering.

5.4 Amplitude Modulator

The circuit of Figure 25 is also easily used as an amplitude modulator. This is accomplished by simply varying the input offset adjust potentiometer (P1) associated with the modu-

lation input. This procedure places a dc offset on the modulation input of the multiplier such that the carrier still passes thru the multiplier when the modulating signal is zero. The result is amplitude modulation. This is easily seen by examining the basic mathematical expression for amplitude modulation given below. For the case under discussion, with K = 1.

 $e_0 = (E + E_m \cos \omega_m t) (E_c \cos \omega_c t)$

where ${\bf E}$ is the dc input offset adjust voltage. This expression can be written as:

e_o = E_o [1 + Mcosω_ct] cosω_ct

where $E_0 = EE_c$ and $M = \frac{E_m}{E} = modulation index$

This is the standard equation for amplitude modulation. From this, it is easy to see that 100% modulation can be achieved by adjusting the input offset adjust voltage to be exactly equal to the peak value of the modulation, E_m . This is done by observing the output waveform and adjusting the input offset potentiometer, P1, until the output exhibits the familiar amplitude modulation waveform.

5.5 Phase Detector

If the circuit of Figure 25 has as its inputs two signals of identical frequency but having a relative phase shift the output will be a dc signal which is directly proportional to the cosine of phase difference as well as the double frequency term.

 $e_c = E_c \cos \omega_c t$

$$e_m = E_m \cos(\omega_c t + \phi)$$

 $\mathbf{e_0} = \mathbf{e_c}\mathbf{e_m} = \mathbf{E_c}\mathbf{E_m}\cos\omega_{c}t\cos(\omega_{c}t+\phi)$

or
$$e_0 = \frac{E_c E_m}{2} \left[\cos\phi + \cos(2\omega_c t + \phi) \right]$$

The addition of a simple low pass filter to the output (which eliminates the second cosine term) and return of R_L to an offset adjustment potentiometer will result in a dc output voltage which is proportional to the cosine of the phase difference. Hence, the circuit functions as a synchronous detector.

6. DEFINITIONS OF SPECIFICATIONS

Because of the unique nature of a multiplier, i.e., two inputs and one output, operating specifications are difficult to define and interpret. Indeed the same specification may be defined in several completely different ways depending upon which manufacturer is doing the defining. In order to clear up some of this mystery, the following definitions and examples are presented.

6.1 Multiplier Transfer Function

The output of the multiplier may be expressed by this equation:

 $V_{o} = K (V_{x} \pm V_{iox} - V_{x \text{ off}}) (V_{y} \pm V_{ioy} - V_{y \text{ off}}) \pm V_{oo} \quad (1)$

where K = scale factor (see 6.5)

V_x = ''x'' input voltage

 $V_y = ''y''$ input voltage

Vioy = "y" input offset voltage

Vx off = "x" input offset adjust voltage

V_{y off} = "y" input offset adjust voltage V₀₀ = output offset voltage

The voltage transfer characteristic below indicates "X", "Y" and output offset voltages.

FIGURE 26



6.2 Linearity

Linearity is defined to be the maximum deviation of output voltage from a straight line transfer function. It is expressed as a percentage of full-scale output and is measured for V_X and V_y separately either using an "X-Y" plotter (and checking the deviation from a straight line) or by using the method shown in Figure 1. The latter method nulls the output signal with the input signal, resulting in distortion components proportional to the linearity.

Example: 0.35% linearity means

$$V_0 = \frac{V_X V_V}{10} \pm (0.0035) (10 \text{ volts})$$

6.3 Input Offset Voltage

The input offset voltage is defined from Equation (1). It is measured for V_x and V_y separately and is defined to be that do input offset adjust voltage ("x" or "y") that will result in minimum ac output when ac (5 Vpp, 1 kHz) is applied to the other input ("y" or "x" respectively). From Equation(1) we have:

 $V_{o(ac)} = K (0 \pm V_{iox} - V_{x off}) (sin\omega t)$

adjust $V_{x \text{ off}}$ so that $(\pm V_{iox} - V_{x \text{ off}}) = 0$.

6.4 Output Offset Current and Voltage

Output offset current (I₀₀) is the dc current flowing in the output lead when V_X = V_y = 0 and "X" and "Y" offset voltages are adjusted to zero.

Output offset voltage (V₀₀) is:

where RL is the load resistance.

Note: Output offset voltage is defined by many manufacturers with all inputs at zero but without adjusting "X" and "Y" offset voltages to zero. Thus it includes input offset terms, an output offset term and a scale factor term.

6.5 Scale Factor

Scale factor is the K term in Equation (1). It determines the "gain" of the multiplier and is expressed approximately by the following equation.

$$K = \frac{2R_{L}}{R_{X}R_{Y}I_{1}} \text{ where } R_{X} \text{ and } R_{Y} \gg \frac{kT}{qI_{1}}$$

and I₁ is the current out of pin 1.

(MC1594 - Pg. 13)

6.6 Total DC Accuracy

The total dc accuracy of a multiplier is defined as error in multiplier output with dc (\pm 10 Vdc) applied to both inputs. It is expressed as a percent of full scale. Accuracy is not specified for the MC1594 because error terms can be nulled by the user.

6.7 Temperature Stability (Drift)

Each term defined above will have a finite drift with temperature. The temperature specifications are obtained by readjusting the multiplier offsets and scale factor at each new temperature (see previous definitions and the adjustment procedure) and noting the change.

Assume inputs are grounded and initial offset voltages have been adjusted to zero. Then output voltage drift is given by:

6.8 Total DC Accuracy Drift

This is the temperature drift in output voltage with 10 volts applied to each input. The output is adjusted to 10 volts at $T_A=\pm25^{\circ}C$. Assuming initial offset voltages have been adjusted to zero at $T_A=\pm25^{\circ}C$, then:

$$\begin{split} &V_{0} = [K \pm K \ (TCK) \ (\bigtriangleup T) \] \ [10 \ \pm \ (TCV_{i0X}) \ (\simeq T) \] \ [10 \ \pm \ (TCV_{i0X}) \ (\simeq T) \] \ [10 \ \pm \ (TCV_{i0X}) \ (\simeq T) \] \ [10 \ \pm \ (TCV_{i0X}) \ (\simeq T) \] \ [10 \ \pm \ (TCV_{i0X}) \ (\simeq T) \] \ [10 \ \pm \ (TCV_{i0X}) \ (\simeq T) \] \ [10 \ \pm \ (TCV_{i0X}) \ (\simeq T) \] \ [10 \ \pm \ (TCV_{i0X}) \ (\simeq T) \] \ [10 \ \pm \ (TCV_{i0X}) \] \ [10 \ \pm \ (TCV_{i0X}) \] \ [10 \ \pm \ (TCV_{i0X}) \] \] \ [10 \ \pm \ (TCV_{i0X}) \] \ [10 \ \pm \ (TCV_{i0X}) \] \ [10 \ \pm \ (TCV_{i0X}) \] \] \ [10 \ \pm \ (TCV_{i0X}) \] \ [10 \ \pm \ (TCV_{i0X}) \] \] \ [10 \ \pm \ (TCV_{i0X}) \] \ [10 \ \pm \ (TCV_{i0X}) \] \] \ [10 \ \pm \ (TCV_{i0X}) \] \ [10 \ \pm \ (TCV_{i0X}) \] \] \ [10 \ \pm \ (TCV_{i0X}) \] \] \ [10 \ \pm \ (TCV_{i0X}) \] \ [10 \ \pm \ (TCV_{i0X}) \] \] \ [10 \ \pm \ (TCV_{i0X}) \] \] \ [10 \ \pm \ (TCV_{i0X}) \] \] \ [10 \ \pm \ (TCV_{i0X}) \] \] \] \ [10 \ \pm \ (TCV_{i0X}) \] \] \] \ [10 \ \pm \ (TCV_{i0X}) \] \] \] \ [10 \ \pm \ (TCV_{i0X}) \] \] \] \ [10 \ \pm \ (TCV_{i0X}) \] \] \] \ [10 \ \pm \ (TCV_{i0X}) \] \] \] \ [10 \ \pm \ (TCV_{i0X}) \] \] \] \ [10 \ \times \ (TCV_{i0X}) \] \] \] \] \ [10 \ \times \ (T$$

6.9 Power Supply Rejection

Variation in power supply voltages will cause undesired variation of the output voltage. It is measured by super-imposing a 1-volt, 100-Hz signal on each supply (\pm 15 V) with each input grounded. The resulting change in the output is expressed in mV/V.

6.10 Output Voltage Swing

Output voltage swing capability is the maximum output voltage swing (without clipping) into a resistive load (noteoutput offset is adjusted to zero).

If an op-ampl, is used, the multiplier output becomes a virtual ground — the swing is then determined by the scale factor and the op-ampl, selected.

GENERAL INFORMATION INDEX

- 1. CIRCUIT DESCRIPTION
- 1.1 Introduction
- 1.2 Regulator
- 1.3 Multiplier
- 1.4 Differential Current Converter

2. DC OPERATION

- 2.1 Selection of External Components
- 2.2 Operational Amplifier Selection
- 2.3 Stability
- 2.4 Offset Adjustment
- 2.5 Offset and Scale Factor Adjustment Procedure
- 2.6 Temperature Stability
- 2.7 Bias Currents
- 2.8 Parasitic Oscillation

3. AC OPERATION

- 3.1 General
- 3.2 Bandwidth
- 3.3 Slew-Rate
- 3.4 Phase-Vector Error 3.5 Circuit Layout

4. DC APPLICATIONS

- 4.1 Squaring Circuit 4.2 Divide
- 4.3 Square Root

5. AC APPLICATIONS

- 5.1 Wideband Amplifier with Linear AGC
- 5.2 Balanced Modulator
- 5.3 Frequency Modulator
- 5.4 Amplitude Modulator
- 5.5 Phase Detector

6. DEFINITIONS OF SPECIFICATIONS

- 6.1 Multiplier Transfer Function
- 6.2 Linearity
- 6.3 Input Offset Voltage
- 6.4 Output Offset Current and Voltage
- 6.5 Scale Factor
- 6.6 Total DC Accuracy
- 6.7 Temperature Stability (Drift)
- 6.8 Total DC Accuracy Drift
- 6.9 Power Supply Rejection
- 6.10 Output Voltage Swing