

QUAD 2-INPUT "AND" GATE


MC3100/MC3000 series

MC3101F • MC3001F MC3101L • MC3001L,P


(54H08J)

(74H08J,N)

CIRCUIT SCHEMATIC
1/4 OF CIRCUIT SHOWN



This device consists of four 2-input AND gates. This non-inverting function is useful for optimizing logic design, or for direct implementation of standard logic equations.




Positive Logic: $3 = 1 \cdot 2$

Negative Logic: $3 = 1 + 2$


Input Loading Factor = 1
Output Loading Factor = 10
Total Power Dissipation = 112 mW typ/pkg
Propagation Delay Time = 9.0 ns typ

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



$C_T = 25 \text{ pF}$ = total parasitic capacitance, which includes probe, wiring, and load capacitances.


The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.



MC3101, MC3001 (continued)

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate. The other gates are tested in the same manner. Further, test procedures are shown for only one input of the gate under test. To complete testing, sequence through remaining inputs.



TEST CURRENT / VOLTAGE VALUES													
	Volts												
	mA												
② Test Temperature	I_{OL}	I_{OH}	I_{in}	I_b	V_{IL}	V_{IH}	V_f	V_R	V_{EH}	V_{max}	V_{CC}	V_{CCH}	V_{HX}
MC3101	-55°C	20	-2.0	-	1.1	2.0	0.4	2.4	4.0	-	5.0	4.5	5.5
	+25°C	20	-2.0	1.0	-10	1.1	1.8	0.4	2.4	4.0	7.0	5.0	4.5
	+125°C	20	-2.0	-	0.6	1.8	0.4	2.4	4.0	-	5.0	4.5	5.5
MC3001	0°C	20	-2.0	-	1.1	2.0	0.4	2.5	4.0	-	5.0	4.75	5.25
	+25°C	20	-2.0	1.0	-10	1.1	1.8	0.4	2.5	4.0	7.0	5.0	4.75
	+75°C	20	-2.0	-	0.9	1.8	0.4	2.5	4.0	-	5.0	4.75	5.25

TEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW:													
	Volts												
	mA												
	I_{OL}	I_{OH}	I_{in}	I_b	V_{IL}	V_{IH}	V_f	V_R	V_{EH}	V_{max}	V_{CC}	V_{CCH}	V_{HX}
MC3001 Test Limits													
MC3101 Test Limits	-55°C	+25°C	+125°C	0°C	+25°C	+75°C	Unit	I_{OL}	I_{OH}	I_{in}	V_{IL}	V_{IH}	V_f
	Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Max	Unit
Forward Current	I_F	1	-	-2.0	-	-2.0	-	-2.0	-	-2.0	-	-2.0	-
Leakage Current	I_R	1	-	50	-	50	-	50	-	50	$\mu A/dc$	-	-
Breakdown Voltage	BV_{in}	1	-	5.5	-	-	-	5.5	-	-	Vdc	-	-
Clamp Voltage	V_D	1	-	-	-1.5	-	-	-1.5	-	-1.5	Vdc	-	-
Output Voltage	V_{OL}	3	-	0.4	-	0.4	-	0.4	-	0.4	Vdc	3	-
	V_{OH}	3	2.4	-	2.4	-	2.4	-	2.5	-	2.5	-	-
Short-Circuit Current	I_{SC}	3	-40	-100	-40	-100	-40	-100	-40	-100	mA/dc	-	-
Power Requirements (Total Device)													
Maximum Power Supply Current	I_{max}	14	-	-	34	-	-	34	-	-	mAdc	-	-
Power Supply Drain	I_{PDH}	14	-	24	-	24	-	24	-	24	mAdc	-	-
	I_{PDL}	14	-	48	-	48	-	48	-	48	mAdc	-	-
Switching Parameters													
Turn-On Delay	t_{pd}	t_{pd}	t_{pd}	-	-	15	-	-	15	-	ns	1	-
Turn-Off Delay	t_{pd}	t_{pd}	t_{pd}	-	-	12	-	-	12	-	ns	1	-

* Since this is a non-inverting gate, power drain is minimized by tying the inputs to gates not under test to V_{RH} .