



This package consists of three 3-input NAND gates. Each gate may be used as an inverter, or two gates may be cross-coupled to form bistable circuits.

MC3100/MC3000 series



Positive Logic: 12 = 1 • 2 • 13 Negative Logic: 12 = 1+2+13

Input Loading Factor = 1 Output Loading Factor = 10 Total Power Dissipation = 66 mW typ/pkg Propagation Delay Time = 6.0 ns typ

t-7.0 ns

١.

10% οv

t_{pd+}

-3.0 V 90%

>2.4 V

≤0.4 V Gnd

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



CT = 25 pF = total parasitic capacitance, which includes probe, wiring, and load capacitances.

The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

See General Information section for packaging.

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate. The other gates are tested in the same manner. Further, test procedures are shown for only one input of the gate under test. To complete testing, sequence through remaining inputs.



TEST CURRENT/VOLTAGE VALUES

$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$						1																								1	-	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $															0	Tact		mA							Volts				-			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $															Temp	erature	10	но	s					_		xem	Vcc	V _{cct}	V _{CCH}	V _{IHX}		
)	-55°C	20	-2.0					_	-		-	5.0	4.5	5.5			
Image: Symbol (+1)2 ⁺ C 20														WC	~	+25°C	20	-2.0	1.0	-	-	-			_	7.0	5.0	4.5	5.5	2.5		
MC305 fist limits MC305 fist limits MC305 fist limits C 2.0 1.0 2.0 1.0 2.0 1.0 1.0 2.0 1.0 2.0 <th col<="" td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>-</td><td>+125°C</td><td>20</td><td>-2.0</td><td>•</td><td>-</td><td>-</td><td><u> </u></td><td>_</td><td>-</td><td>0.</td><td>-</td><td>5.0</td><td>4.5</td><td>5.5</td><td></td><td></td></th>	<td></td> <td>-</td> <td>+125°C</td> <td>20</td> <td>-2.0</td> <td>•</td> <td>-</td> <td>-</td> <td><u> </u></td> <td>_</td> <td>-</td> <td>0.</td> <td>-</td> <td>5.0</td> <td>4.5</td> <td>5.5</td> <td></td> <td></td>															-	+125°C	20	-2.0	•	-	-	<u> </u>	_	-	0.	-	5.0	4.5	5.5		
															-	0°C	20	-2.0			-	-	_	-	0.		5.0	4.75	5.25			
														MC	~	+25°C	20	-2.0	1.0	_				_	-	7.0	5.0	4.75	5.25	2.5		
Fin MC3105 Test limits MC3005 Test limits MC3005 Test limits MC3005 Test limits $100de$ -55° $+22^{\circ}$ $+12^{\circ}$ 0° $+25^{\circ}$ $+12^{\circ}$ -50° -51° -50° -15° -16° $-16^{$															-	+75°C	20	-2.0		+	+	+		-	0		5.0	4.75	5.25			
		1.2.1	s:0	_	N	IC3105		nits			Ň	3005	Test Lim	its						TEST	CURREN	17 / VO	TAGE AF	PLIED TO P	INS LISTE	D BELON						
					55°C	+	25°C	Ŧ	125°C		°.	+	5°C	+7	5°C												.					
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Characteristic	Symbol	Test	-	Max	1	-	<		Ň	-	Z	Max	-	Max	Unit	_o_	Ч	_5					-	-	Vmax	V _{cc}	VccL	VccH	V _{IHX}	Gnd	
	Input Forward Current	IF	-	-	-2.	-	-2.0	-	-2.0		-2.0		-2.0		-2.0			•		1.			-	-	13				14		*2	
	Leakage Current	I _R	1	1.5	50		50	1	50	!	50		50		50	μAdc		•					-	_					14		2, 7, 13 *	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Breakdown Voltage	BVin	1	4	1	1				1	•	5.5				Vdc			-	1.	1.		-	-	1		1.	1.	14		2, 7, 13 *	
	Clamp Voltage	vD	1	10	1	1			125	1	'		-1.5			Vdc		•		-			-	-				14		1	* 2	
	Output Output Voltage	Vot	12	1	0.4	-	0.4		0.4		0.4		0.4	1	0.4	Vdc	12								13			14			*1	
$ \begin{bmatrix} I_{SC} & I2 & -I0 & I0 & $		HO	12	2.4		2.4		2.4		2.5		2.5		2.5	-	Vdc		12			-		-	-	13			14		_	*2	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Short-Circuit Current	Isc	12	-40		1					-100		-100		-100	mAdc	•							-	-				14		1, 2, 7, * 12, 13	
	Power Requirements (Total Device) Maximum Power Supply Current	Imax	14	1. 	'	· ·	20		-	1.		'	20	1	1	mAdc			1	,	1					14	-	,	,		1,2,3,4,5,7, 9, 10, 11, 13	
	Power Supply Drain	Ipph	14	1	30	1.1		•	30		30		30	•	30	mAdc	•		1	1	,				, 4, 5, 11, 13		1		14		L .	
Puice Puice <th< td=""><td></td><td>IppL</td><td>14</td><td>1</td><td>12.6</td><td>-</td><td>1.0</td><td>-</td><td>12.6</td><td>-</td><td>12.6</td><td>-</td><td>12.6</td><td>-</td><td>12.6</td><td></td><td></td><td></td><td>•</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>14</td><td>- 9</td><td>1, 2, 3, 4, 5, 7, 9, 10, 11, 13</td></th<>		IppL	14	1	12.6	-	1.0	-	12.6	-	12.6	-	12.6	-	12.6				•										14	- 9	1, 2, 3, 4, 5, 7, 9, 10, 11, 13	
v v	Switching Parameters			-	-					_							Pulse In	Pulse			-											
	Turn-On Delay	tpd-	1, 12			1		'	•		r'		10	1		su	1.	12	1	,	1				_		14	•	-	2, 13	* 4	
	Turn-Off Delay	tpd+	1, 12		!	•	10	1	· 1. ·	•	•		10	1	i.	su	1	12	•					_			14	,	1	2, 13	* 2	

MC3105, MC3005 (continued)

*Since this is an inverting gate, power drain is minimized by grounding the inputs to gates not under test.