
TRIPLE 3-INPUT "AND" GATE


MC3106F · MC3006F MC3106L · MC3006L,P

(54H11J)

(74H11J,N)




This device consists of three 3-input AND gates. This non-inverting function is useful for optimizing logic design, or for direct implementation of standard logic equations.



Positive Logic: 12 = 1 • 2 • 13 Negative Logic: 12 = 1 + 2 + 13


Input Loading Factor = 1 Output Loading Factor = 10 Total Power Dissipation = 84 mW typ/pkg Propagation Delay Time = 9.0 ns typ

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



 C_{T} = 25 pF = total parasitic capacitance, which includes probe, wiring, and load capacitances.

The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.



ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate. The other gates are tested in the same manner. Further, test procedures are shown for only one input of the gate under test. To complete testing, sequence through remaining inputs.

		L	1																ES	E G	RENT	VOLT.	TEST CURRENT/VOLTAGE VALUES	.UES					
	- 5	П	_	1	12									@ Test			μA							Volts					
	E 8.	75	1										<u>–</u>	Temperature		ا_	<u>н</u>		٥	<u>></u> ا	> =	۷٫ ۷	V _R V _{RH}		V _{max}	V _{CC} V	V _{CCL} V _C	V _{ссн} V _{ІНХ}	
	4 ro	П	1		9									_	Ш	H	-2.0		-	1.1 2	2.0 0.	0.4 2.	4	4.0	- 5.	5.0 4.	5 5.	2	
	6	1	1									ĭ	MC3106	~		20 -2	-2.0 1	1.0	-10 1	1.1	1.8 0.	0.4 2.	4	4.0 7	7.0 5.	5.0 4.	5	5 2.5	
	5:	П	_	1	80									(+125°C		20 -5	-2.0	1	-	0.8 1	1.8 0.	0.4 2.	4	4.0	5	5.0 4.	5	2	_
])											_		20 -5	-2.0	-	-	1.1 2	2.0 0.	0.4 2.	5	4.0	2	5.0 4.	4.75 5.25	25 -	_
												ĕ	MC3006	\ +25°C		20 -2	-2.0 1	1.0	-10	1.1	1.8 0.	0.4 2.	5	4.0 7	7.0 5.	5.0 4.	4.75 5.	5,25 2.5	
														(+)	_	20 -2	-2.0	,	,	0.9	1.8 0.	0.4 2.	5	4.0	- 5	5.0 4.	4.75 5.	5.25	
		Pi		MC	MC3106 T	Test Limits	nits			-	MC3006 Test Limits	Test l	imits					TEST (URRE	V/V	OLTAG	E AP	LIED TO	TEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW	STED	BELOW			
		Under	-55°C	2,0	+2	.25°C	+125°C	,5°C	0,0	Ų	+25°C	-	+75°C	ب	1	-	1	1	1	1	+	1		-	1	+	-	1	_
Characteristic	Symbol	Test		Max	Min Max Min Max	Max	Min	Max	Mii	Max	_		Min Max		Unit or			E	_	<u>^</u> "	> *	V _R ×		V _{RH}	V max	<u>></u> ′	יכו <	VCC VCCL VCCH VIHX	Gnd
Input Forward Current	$I_{ m F}$	-		-2.0		-2.0		-2.0	1.	-2.0	-	-2.0	1	-2.0 mAdc	_	12	,	,	-	,	-	-		2,13*		-	- 14	-	7
Leakage Current	IR	1		20		20	1.	20	,	20	,	90	,	20 μ	μAdc	,	,	,	1	,	1	- 1		*	-		- 14	1	2,7,13
Breakdown Voltage	BVin	-			5.5	,			,	,	5.5	,	,	>	Vdc	,		1		-	<u> </u>	-	_	*			- 14	1	2,7,13
Clamp Voltage	v _D	1		71,7		-1.5	,	1	1		·	-1.5	,	2	Vdc	,	-	-	-	1		'		*	-	-	14 -	'	7
Output Outage	NOL.	12		0.4	1	0.4	,	0.4		0.4	-	9. 4	,	0.4 V	Vdc 1	12	3 1	,	,		. ,	'		2,13*	,	- 1	14 -	\$. t;	L .
	100	12	2.4	ï	2.4	1	2.4		2.5	1	2.5	- 24	2.5	2	Vdc		12	,	,	1	-	-	2,1	2,13*		-	14 -		2
Short-Circuit Current	1 SC	12	-40	-100	-40	-100	-40	-100	-40	-100	-40	-100	-40	-100 mAdc		-			-	,	1	-	- 1,2	1,2,13*			- 14	-	7,12
Power Requirements (Total Device) Maximum Power Supply Current	Imax	14		1	ı	28		1		1	1	28		e ,	mAdc		,					-	- 1,2,8	1,2,3,4,5,	14		'	,	-
Power Supply Drain	нач	14	ı	20	1	20	ì	20	,	20	ı	20	1	20 m	mAdc .	,	,	,	,	, .		,	- 1,2,3	1,2,3,4,5, 9,10,11,13		,	- 14	-	L .
	$\mathrm{TGd}_{\mathrm{I}}$	14	•	40	-	40	-	40	,	40	,	40	,	40 m	mAdc .	,	· ·	1.			,	-		,	1		- 14		1,2,3,4,5,7, 9,10,11,13
Switching Parameters	*	- 4													2-	Pulse Pr	Pulse Out												
Turn-On Detay	t pd-	1,12	,	1	,	15	,			,	1	15		-	ns 1	1	12	,	,	1	-	,	-	*	,	14	-	2,13	7
Turn-Off Delay	t pd+	1,12		1-	1	12	,		1	,		12	,	-	ns 1	1	12	1	1	1	,	1	_	*	-	14	-	2,13	7

*Since this is a non-inverting gate, power drain is minimized by tying the inputs to gates not under test to V_{RH}