

DUAL 4-INPUT "NAND" GATE

MC3110F • MC3010F MC3110L • MC3010L,P (54H20J) (74H20J,N)



This device consists of two 4-input NAND gates. These gates may be cross-coupled to form a set-reset flip-flop.




Positive Logic: $6 = \overline{1 \cdot 2 \cdot 4 \cdot 5}$ Negative Logic: $6 = \overline{1 + 2 + 4 + 5}$

Input Loading Factor = 1
Output Loading Factor = 10
Total Power Dissipation = 44 mW typ/pkg
Propagation Delay Time = 6.0 ns typ

Pin numbers for the 54H20F/74H20F device are shown in the chart. These devices are available on special request.


	DEVICE		PIN NUMBERS														
l	MC3110F,L/3010F,L,P	1	2	3	4	5	6	7	8	9	10	11	12	13	14		
	54H20F/74H20F	1	12	3	13	14	2	11	10	6	7	14	8	9	4		

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



 $C_{\mbox{\scriptsize T}}$ = 25 pF = total parasitic capacitance, which includes probe, wiring, and load capacitances.

The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.



See General Information section for packaging.

MC3110, MC3010 (continued)

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate. The other gates are tested in the same manner, Further, test procedures are shown for only one input of the gate under test. To complete testing, sequence through remaining inputs.

	- 1	1	- 1				_	_			- Ł		l			})				
	1	¥ _	H _O	-2.0	-2.0	-2.0	-2.0	-2.0	-2.0			_ъ	,	,		,	'	9				1
			ō	20	20	20	20	20	20			_ō		r		,	9			1		
		@ Test	ampadua	−55°C	+25°C	+125°C	000	+25°C	+75°C			Unit	mAdc	μAdc	Vdc	Vdc	Vdc	Vdc	mAdc	mAdc	mAdc	mAdc
		0)	dula	-	MC3110 }	J	_	MC3010 {	_		+75°C	Max	-2.0	20			0.4		-100	,	20	8.4
					W			W		its	+7	Min	,		,	,		2.5	-40	1		•
										est Lim	<u>ي</u> د	Max	-2.0	20		-1.5	0.4		-100	12.5	20	8.4
										MC3010 Test Limits	+25°C	Min	,	ı	5.5		,	2.5	-40			1
										OW	٥,٥	Max	-2.0	20			0.4		-100	,	20	8.4
												Min	,	1	,	,	-1	2.5	-40		,	-
											+125°C	Max	-2.0	20	,		0.4	1	-100	1	20	8.4
9 8										its	+1;	Min	1	•	7	1	1	2.4	-40		1	1
										MC3110 Test Limits	2,0	Max	-2.0	20		-1.5	0.4		-100	12.5	30	8.4
										3110 1	+25°C	Min	-	1	5.5			2.4	-40			
										WC	−55°C	Max	-2.0	20		٠	0.4		-100		20	8,4
-44 p 0046											-5	Min		•	ï		1"	2.4	-40		•	
										Pin	Under		1	-	-	1	9	9	9	14	14	14
										Symbol		I.F	IR.	BVin	o _D	NOL	МОН	1sc	Imax	нач	Ippl	
												Characteristic	Input Forward Current	Leakage Current	Breakdown Voltage	Clamp Voltage	Output Output Voltage		Short-Circuit Current	Power Requirements (Total Device) Maximum Power Supply Current	Power Supply Drain	1

Gnd

VCCH

VccL

۷۵

۸ ۳

>"

>"

>=

^

-0

14

14

14

2.5

4.75 5.25 5.25

4.0

1.0 -10 1.1 1.8 0.4 2.5

1.8 0.4

6.0

4.75

5.0

TEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW:

VIHX

V_{CCH}

۸ ۳

_

TEST CURRENT/VOLTAGE VALUES

5.5

4, 5

7.0 5.0 5.0 7.0 5.0

- 1.1 2.0 0.4 2.4 -10 1.1 1.8 0.4 2.4

4.5

5.0

4.0 4.0

2.5

- 1.1 2.0 0.4 0.8 1.8 0.4

*Since this is an inverting gate, power drain is minimized by grounding the inputs to gates not under test.

1, 2, 4, 5, 7, 9, 10, 12, 13

14

,

ı

í

t

14 14

1, 2, 4, 5, 9, 10, 12, 13

ï

.

.

ı

us ns

1 . . . 10 10

1,6

Switching Parameters Turn-On Delay

pd+ t pd-

Turn-Off Delay

10 10

out se Pulse

1,2,4,5,6,7

14 14

2, 4, 5

2, 4, 5

-

.

1, 2, 4, 5, 7, 9, 10, 12, 13

** *-

14 14

2, 4, 5 2, 4, 5