


QUAD 2-INPUT
EXCLUSIVE "NOR" GATE


MC3100/MC3000 series

MC3122F • MC3022F
MC3122L • MC3022L,P

CIRCUIT SCHEMATIC
1/4 OF CIRCUIT SHOWN




This device consists of four 2-input Exclusive NOR gates. They can be used to build parity checking/generating functions. Up/down counters can be built using these gates and J-K flip-flops.



Positive Logic: $3 = \bar{1} \cdot \bar{2} + 1 \cdot 2$

Input Loading Factor = 1.6
Output Loading Factor = 8
Total Power Dissipation = 85 mW typ/pkg
Propagation Delay Time = 14 ns typ


SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



Ground inputs of gates not under test.


$C_T = 25 \text{ pF}$ = total parasitic capacitance, which includes probe, wiring, and load capacitances.

The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.



ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate. The other gate is tested in the same manner. Further, test procedures are shown for only one input of the gate under test. To complete testing, sequence through remaining inputs.

[illegible]