

DUAL 4-INPUT "NAND" BUFFER GATE

MC3100/MC3000 series

MC3124F • MC3024F MC3124L • MC3024L,P



This device consists of two 4-input NAND power gate circuits. Each gate is designed for driving high fan-out loads (30).




Positive Logic: $6 = 1 \cdot 2 \cdot 4 \cdot 5$ Negative Logic: 6 = 1 + 2 + 4 + 5

Input Loading Factor = 2 Output Loading Factor = 30 Total Power Dissipation = 90 mW typ/pkg Propagation Delay Time = 6.0 ns typ

Pin numbers for the 54H40F/74H40F device are shown in the chart. These devices are available on special request.

DEVICE						PIN	NU	MBE	RS					
MC3124F,L/3024F,L,P	1	2	3	4	5	6	7	8	9	10	11	12	13	14
54H40F/74H40F	1	12	3	13	14	2	11	10	6	7	5	8	9	4

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate. The other gates are tested in the same manner. Further, test procedures are shown for only one input of the gate under test. To complete testing, sequence through remaining inputs.

			55	П			80								_						TEST	CIRRENT	FECT CHRRENT/VOLTAGE VALUES	ALLIES					
			75	П	1												-		-		2	COUNTER	TOTAL ST	יונייי					_
			2	1	1									Tect	to		mA		-					Volts					7
														Temperature	ature	<u>ا</u>			lo V _{IL}	>_	>"	>*	> RH	V	> ×	CCL	V _{CCH}	V _{IHX}	
														-	-55°C	- 09	-1.5	1	1.	1.1 2.0	0 0.4	2.4	4.0	L'	5.0	4.	5 5.5		
													MC3124	~	+25°C	09	-1.5 1	1.0 -1	-10 1.1	1 1.8	8 0.4	2.4	4.0	7.0	0.9	0 4.5	5.5	2.4	
														+	+125°C	09	-1.5	,	- 0	0.8 1.8	8 0.4	2.4	4.0	'	5.0	0 4.5	5.5	,	
														_	000	09	-1.5	,	- 1.1	1 2.0	0 0.4	2.5	4.0	'	5.0	0 4.75	5 5.25		
													MC3024	~	+25°C	09	-1.5 1	1.0 -1	-10 1.	1.1 1.8	8 0.4	2.5	4.0	7.0	0.9	0 4.75	5 5.25	2.5	
				. ,										_	+75°C	99	-1.5	,	- 0.	0.9 1.8	8 0.4	2.5	4.0	'	5.0	0 4.75	5 5.25		
		Pin		×	MC3124 Test		Limits			MC	3024 T	MC3024 Test Limits	S						ĬŽ.	T CUR	RENT /	VOLTAGE	EST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW:	INS LIS	TED BEL	:0M:			
Characteristic	Symbol	Under	-5.	-55°C	-	0	-	N	3	0,0	+25°C	ر د د د د د د د د د د د د د د د د د د د			1		- 10		> '	>	>	>	× ×	>	Λ	V	V	λ.	3
Cital action sile	John Stranger	Ē	W		-	Max	-	MdX	-1	Max	Will	Max	MIN	Max		+		┙	\dashv	\dashv	4	1	HX.	Ē	+		3	⅃	-
Input Forward Current	$^{4}_{\mathrm{I}}$	1.		-4.0	-	-4.0	1	-4.0		-4.0		-4.0		-4.0 r	mAdc		-	-	-	<u> </u>	-	,	2, 4, 5	_	-	-	14	-	* 1
Leakage Current	IR	-	'	100	-	100	1	100		100		100		100	μAdc		1	-	-	-	-	-	,	'	-	-	14		2, 4, 5, 7 *
Breakdown Voltage	BVin	-	1		5.5	10	1 1	1	Ŀ		5.5				Vdc			-	-	1	-	1	,	'	-	-	14	1 %	2, 4, 5, 7 *
Clamp Voltage	v _D	1	1.00		Ŀ	-1.5	1		1		-	-1.5	1.		Vdc	1	-	-	1		-	Ŀ	,	1	-	14	'		* 2
Output Output Voltage	N _{OL}	9		0.4		0.4		0.4	1	0.4		9.0		0.4	Vdc	9		-	-	- 1.2,4,5	1,5	'	,	'	'	14	'	5	* 1
	МОИ	9	2.4	1	2.4	,	2.4	-	2.5	'	2.5	,	2.5		Vdc	,	9		,				2,4,5	'	-	14			7
Short-Circuit Current	1sc	9		'	-40	-135	1-		1		-40	-125			mAdc	-		,		-			,		-	1	14		1,2,4,5,6,7*
Power Requirements (Total Device) Maximum Power Supply Current	Imax	41	1	27 10		22				-	-	22	,	,	mAdc		1			'	,			14	'	,		1	1, 2, 4, 5, 7
Power Supply Drain	нач	14	'	40	,	40	,	40		40		40		40	mAdc	,			-	1 .	1	'	1, 2, 4, 5, 9, 10, 12, 13	'	1	•	14	1	7
	1 PDL	14	1	16		16	, .	16	,	16		16		16 n	mAdc	,	,					-	-		-		14		1, 2, 4, 5, 7 9, 10, 12, 13
Switching Parameters Turn-On Delay	t pd	1,6	1.11		1	12	1	,		,	-	12			su	Pulse I	Pulse Out		,		-	'		-	14	-		2,4,5	2 2*
Turn-Off Delay	t pd+	1,6			!	12						12	-		ns	-	9	-		,		'		'	14	1	<u>'</u>	2, 4, 5	2 4*

*Since this is an inverting gate, power drain is minimized by grounding the inputs to gates not under test.