

## CIRCUIT SCHEMATIC 1/2 OF CIRCUIT SHOWN Vcc 14 2.4 k 2.4 k 800 2 ş 60 75 -0 5 3.5 k 6 23 0 75 • 4 250 \$ 500 S Gnd

MC3100/MC3000 series

This device is a dual 3-input/3-output series-terminated AND line driver that minimizes switching transients on long lines by approximating line impedance. Two outputs are provided through 75-ohm resistors for use when driving 93 to 120-ohm lines. These outputs should be paralleled when driving 50 to 93-ohm lines. In addition, an output is provided directly at the gate output node for driving adjacent gates.



Positive Logic: 4, 5; 6, = 1 • 2 • 3 Negative Logic: 4, 5, 6, = 1 + 2 + 3

Input Loading Factor = 1

Output Loading Factor, Direct Output (Pins 6 & 8) = 8 minus the number of resistor-terminated outputs being used.

Output Loading Factor, Resistors (Pins 4, 5, 9, & 10) = 1

Total Power Dissipation = 56 mW typ/pkg Propagation Delay Time = 9.0 ns typ

## SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

See General Information section for packaging.

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one line driver. The other line driver is tested in the same manner. Further, test proce-dures are shown for only one input of the line driver being tested. To complete test-ing, sequence through remaining inputs.



2122

										1					_					F	TEST CURRENT/VOLTAGE VALUES	RENT/	VOLTAL	<b>JE VAL</b>	JES								
													9	() Tect				E	mA				L				Volts	-					-
													Ter	Temperature	e lota	I OLB	B lorc	C IOHA	8 HOI V	B OHC	- <u>"</u>	_	Vn	V <sub>IH</sub>	V <sub>F</sub>	× ×	V <sub>RH</sub>	V	V <sub>cc</sub>	VccL	VccH	VIHX	
														-	C 16	2.0	0 2.0	0 -1.8	-0.1	1 -0.1	- 1		1.1	2.0	0.4	2.4	4.0		5.0	4.5	5.5		
												ž	MC3128	~~	C 16	2.0	0 2.0	-1.8	-0.1	1 -0.1	1 1.0	01- 0	1.1	1.8	0.4	2.4	4.0	7.0	5.0	4.5	5.5	2.5	
														(+125°C	C 16	2.0	0 2.0	-1.8	-0.1	1 -0.1	- 1		0.8	1.8	0.4	2.4	4.0		5.0	4.5	5.5		,
														0 )	0°C 16	2.0	0 2.0	-1.8	-0.1	1 -0.1	- 1		1.1	2.0 0.4	0.4	2.5	4.0		5.0	4.75	5.25	•	
												W	MC3028	+25°C	C 16	2.0	0 2.0	1 -1.8	-0.1	-0.1	1 1.0	0 -10	1.1	1.8 0.4	0.4	2.5	4.0	0.7	5.0	4.75	5.25	2.5	1
														( +75°C	C 16	2.0	2.0	-1.8	-0.1	-0.1	- 1		0.9	0.9 1.8 0.4	0.4	2.5	4.0	•	5.0	4.75	5.25		-
		Pin	202		3128 Test	MC3128 Test Limits	2010F	-	Nor	MC30.	MC3028 Test Limits	Limits							TEST C	URRENT	1/V01	AGE A	PPLIED	TO PIN	S LISTE	TEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW :							
Characteristic	Symbol	Under Test	Min	×	Win 42	Min Max Min Max	Min N		Min Ma	Max M	Min Max		Min Max	k Unit	I OLA	lora		LOLC LOHA LOHB LOHC Lin	HO	HO B	<u>"</u>	-	٨	×	2	× R	V <sub>RH</sub>	Vmax	Vcc	Vccl	VccH	VIHX	Gnd
Input Forward Current	1 <sub>F</sub> 2	1	•	-2.0	1	-2.0	-	-2.0		-2.0	2.	-2.0	-2.0	0 mAdc	' 2	<u> </u>		Ľ	Ľ	Ľ.	<u> </u>	·			-		2,3*	<u>'</u>	4		14		-
Leakage Current	IR	-		50		50		50	-	50	- 50	-	50	μAdc		·	·			<u>'</u>	•	·		,		-		,		ŀ	14		2,3,7
Breakdown Voltage	BVin	-	•	1	5.5			1.		1	5.5	-	1	Vdc	. 	·				'	-	·		,							14		2.3.7
Clamp Voltage	v <sub>D</sub>	-			1	-1.5		1.	1		-1-	-1.5 -	1	Vdc			1		'	·	·	-			1.		-	•		14		· .	2
Output Output Voltage	Vol. 1	9	1.	0.4	1 -	0.4	1.	0.4	0	0.4	- 0.4	4	0.4	Vdc	9	ŝ	.4	•					-	•			2, 3*			14			ъ.
	V <sub>OL 2</sub>	ß		0.5		0.5	1	0.5	.0	0.5	- 0.5	- 2	0.5	Vdc	9	5	4	•		-	•	•	1	-	•		2, 3*	•	•	14		-	2
	V <sub>OH</sub>	9	2.4	1.	2.4		2.4	1	2.5		2.5 -	- 2.5	-	Vdc	-	-	-	9	'n	4	•	·	•	-			2,3*			14			2
Short-Circuit Current	Isc	9	-40	-100	-40	- 100 -	- 40 -	-100	-40 -10	-100 -4	-40 -10	-100 -40	0 -100	0 mAdc	-	•	•		•		•	1	1				1, 2, 3*	•	'		14		6,7
Power Requirements (Total Device) Maximum Power Supply Current	Imax	14				18		·			- 18	18	•	mAdc	، ع		1	•	'		•	1	-	-	5	•	1, 2, 3, 11, 12, 13	14	. I			1.	4
Power Supply Drain	IPDH	14		13.2		13.2		13.2	- 13	13.2	- 13.	13.2 -	13.2	2 mAdc	-		•	•	1	-	·	•		,			1, 2, 3, 11, 12, 13	•	'	•	14	••	5
* *	IppL	14	•	26.4		26.4	- 1	26.4	- 26	26.4	- 26.4	4	26.4	4 mAdc	- 2	• .	•	•	1	•	1	•				-	1	1	-		14	•	1, 2, 3, 7 11, 12, 13
Switching Parameters Turn-On Delay	t pd-	1,6				15			· ·		- 15		'	su	Pulse In	Pulse Out 6		,	1		.,	'	'	'	1	,	•		14	•	,	2,3	2
Turn-Off Delay	t pd+	1,6				12	1.		1.	1.	- 12	-	'	BS	-	9	·		1	'	·	'		'			•		14		,	2,3	2
						-	-	1	1				-											1									

where this is a non-inverting gate, power drain is minimized by typing the inputs to gates not under test to  $V_{\rm HH}$