

MC3100/MC3000 series

DUAL 3-INPUT 3-OUTPUT
"AND" SERIES TERMINATED
LINE DRIVER

MC3128F · MC3028F MC3128L · MC3028L,P



This device is a dual 3-input/3-output series-terminated AND line driver that minimizes switching transients on long lines by approximating line impedance. Two outputs are provided through 75-ohm resistors for use when driving 93 to 120-ohm lines. These outputs should be paralleled when driving 50 to 93-ohm lines. In addition, an output is provided directly at the gate output node for driving adjacent gates.



Positive Logic: 4, 5; 6, = $1 \cdot 2 \cdot 3$ Negative Logic: 4, 5, 6, = 1 + 2 + 3


Input Loading Factor = 1

Output Loading Factor, Direct Output (Pins 6 & 8) = 8 minus the number of resistor-terminated outputs being used.

Output Loading Factor, Resistors (Pins 4, 5, 9, & 10) = 1

Total Power Dissipation = 56 mW typ/pkg Propagation Delay Time = 9.0 ns typ

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



LECTRICAL CHARACTERISTICS			
-	5		
-			
-			
-			į
-	5		
LECTRICA			
LECTRI	3		
LEC	į		
	L	1	

Test procedures are shown for only one line driver. The other line driver is tested in the same manner. Further, test procedures are shown for only one input of the line driver being tested. To complete testing, sequence through remaining inputs.

		ءِ "	@ Test				μA		3	KKEN	VOLIA	IEST CURRENT/VOLTAGE VALUES	2					-		_
		<u> </u>	∂ Test				шĄ												-	1
		Ter	-				-	1	-	}					Volts					
			perarure	POLA	lol 8	1010	OHA 10	IOI 8 HOI	OHC In	٥_	>"	>#	>	>*	V _{RH}	V wex	V _{CC}	VccL	V _{ССН} V _{ІНХ}	×
			−55°C	16	2.0	2.0	-1.8	-0.1 -0	-0.1	•	1.1	2.0	9.0	2.4	4.0		5.0	4.5 5	5.5	
		MC3128	+25°C	91	2.0	2.0 -	-1.8 -0	-0.1 -0	-0.1 1.	1.0 -10	1.1	1.8	9.0	2.4	4.0	7.0	5.0	4.5 5	5.5 2.	2.5
			+125°C	16	2.0	2.0	-1.8 -0	-0. f -0	-0.1	-	0.8	1.8	0.4	2.4	4.0	-	5.0	4.5 5	5.5	
			၁့၀	16	2.0	2.0	-1.8 -0	-0.1 -0	-0.1	•	1.1	2.0	9.4	2.5	4.0	-	5.0 4	4.75 5	5.25	Γ
		MC3028	+25°C	16	2.0	2.0	-1.8 -0	-0.1 -0	-0.1 1.	1.0 -10	1.1	1.8	0.4	2.5	4.0	7.0	5.0	4.75 5	5.25 2.	2.5
			+75°C	16	2.0	2.0	-1.8 -0	-0.1	-0.1	Ľ	0.9	1.8	0.4	2.5	4.0		5.0	4.75 5	5.25	
	MC3028 Test Limits	8					TEST	FEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW	IT / VO	TAGE A	PPLIED	TO PIN	SLISTED	BELOW:						
Min Max Mi	Min Max	Min Max	Unit	POLA	lors	loic lon A		OHB OHC In	J DH	٥۔	> "	>	>	>"	N Ha	V _{max}	V _{CC}	VccL	V _{CCH} V _I	V _{IHX} Gn
-2.02.0	-2.0	2.0	mAdc			-	-	-	<u> </u>		Ŀ	·	-	-	* 8,3	,	-	-	11	-
- 09 -	- 20	- 20	μAdc					-	-			,	-	-		,			-	2,3
	5.5	,	Vdc					-	-	-		,	-						-	2,3
	-1.5		Vdc			,	,	-	<u> </u>	+			,					14	-	-
- 0.4	- 0.4	4.0	Vdc	9	s.	4			-		-			,	2,3*	,	,	14		
- 0.5	- 0.5	- 0.5	Vdc	9	2	4		-	-	-	1	1		,	2,3*			14	-	
2.5 - 2.	2.5	2.5	Vdc		,	,	9	in .	-	-	-	1			2,3*		,	14	-	
-40 -100 -4	-40 -100	-40 -100	mAdc			-		-	,		1				1, 2, 3*		,	-		
	- 18		mAdc				,	,		1	'		1		1, 2, 3,	14				
13.2 - 13.2 -	- 13.2	- 13.2	mAdc		,		1	,	-		'	,			1, 2, 3,		,		_	1.
26.4 - 26.4 -	- 26.4	- 26.4	mAdc	,		-	,	-	-	-					,	,	,	,		11, 12,
	. 15		ns	Pulse 1	Pulse out se	1	1	,	-	*	'	,	1	,		,	41			2,3
	- 12	'	su	-	9	,			-	-		,			*	,	14		-	2,3
	-2.0 -1.5				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0												2	2 2 3 4 5 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2	2, 2, 3° · · · · · · · · · · · · · · · · · ·

. Since this is a non-inverting gate, power drain is minimized by tyling the inputs to gates not under test to $V_{\rm RH}$.