

"AND" J-K FLIP-FLOP

MC3151F • MC3051F MC3151L • MC3051L,P

This J-K flip-flop triggers on the negative edge of the clock. An AND input gating configuration formed by three J inputs ANDed together and three K inputs ANDed together, minimizes the requirements for external gating. The enable input (JK) consists of a J and a K input internally connected together. This input provides gating for the J and K inputs or an additional logic input for use in counters or other applications. A direct SET and RESET are provided to permit presetting data, such as initial conditions into the flip-flop. The direct SET and RESET fully override the clock; i.e., the direct SET and RESET control the operation of the flip-flop regardless of the state of the clock.

Information may be applied to, or changed at the J and K inputs any time in a clock cycle, except during the interval of time between the Set-up and Hold times. The inputs are inhibited when the clock is low, data is entered into the input steering section of the flip-flop when the clock goes high. The input steering section of the flip-flop continually reflects the input state when the clock is high. Data present during the time interval between the Set-up and Hold times is transferred to the bistable section on the negative edge of the clock and the outputs Ω and $\bar{\Omega}$ respond accordingly. The flip-flop can be set or reset directly by applying the low state to the SET or RESET inputs.





See General Information section for packaging.

Characteristic Final Characteristic Characteristi		SET	2 0	1	19	١										L.						EST (URREN	IT/V0	FEST CURRENT/VOLTAGE VALUES				1	\vdash	
Fig. 20 Compared		25:			-	9-8	-								@ Te	ts:		mAd	ں						Volts						
Fig.		, IX	Ч			_								Ĕ.	empera		10	НО	,u	٩		_		~	V _{RH}	ij	VCCH		>	*	
Fig. 12 Fig.		¥	Ţ		,										_		t	-2.0			0.4	1 2		di.	4.0	_	5.5		1		
Fig.		K	Ţ,	(-							2	(315)	~			-2.0		_	-	-	_	4	4.0	45.00	5,5	5.0			
Symbol Test Main		X	0			9									+	ш	-	-2.0	1			00	00		4.0	5.5	5.5	5.0			
Property	lä	KA	1 4		2	7									_	Ц.	-	-2.0			Ι	-	0	10	4.0	4.75	5.25	-	1		
Part Mart		1 3 6 3											ž	1305	~		-	-2.0		_	_	_	_	2	4 0	4.75	5,25	-			
Part															_			-2.0			_	-	_	ın.	4.0	4.75	5.25	٠.			
Symbol Test Min Max Min			Pin	_	MC	3151	_	imits				1 1 10	est Lin	mits	1					TEST	CURRE	NT/V	OLTAG	E APPL	JED TO PINS LISTED B	ELOW:	l				
Symbol Test Min Max Mi			Under		2°C	+2	2°C	+12	2°C	0	U	+25		+75	U	L	\vdash	-		\vdash	\vdash			H			L				
1	Characteristic	Symbo		-	Max	Min	Max	Min	Max		Max	Min	Max	Min	_	-		_	.E	_	-					Vccı	V _{CCH}		-		Gnd
R. I. S.	ard C	in.	100111		11.00	(4.1)	2 - 6 5	0.000			2.000	0.00	11.55		00000	aAdc	0.000	1.4.4.1	1111	1.1.1.1		1111			1,3,4,5,9,13 1,5,9,11,12,13 3,4,5,9,10,11,12,13 3,4,5,9,10,11,12,13		7	1-1-1-1	3,000		F
1	Reserved Clock		13 22 6		444		444		444		444	cita	1111	7777	0000	-	cris.			11.1.1					2,3,4,10,11,12,13 2,3,4,5,9,10,11,12 2,3,4,5,9,10,11,12		-			1 12 00	•
Note 10 10 10 10 10 10 10 1	Reverse Current K K J JK Set Reset Clock	TR.	10 10 13		50 50 100 140 140 145		50 50 100 140 140		50 50 100 140 145		50 50 100 140 145	111111	50 50 100 140 145			- tAde	49 (45)	177171				reigne		201208	கை பா	111711	4	4 1 7 4 1 1	regilees	rejera	1.3.4.5.7.13 1.7.9.11.12.13 2.8.4.5.7.9.10,11.2.13 1.2.3.4.7.13 1.7.10.11.12.13 1.2.3.4.5.7.9.10,11,12
Vol. 6 - 20 - 65	Breakdown Voltage K K J JK Set Reset Clock	BVin			471441	io	Liter	1 1 2 2 1 1	11.1.1.1.1.1	-1.1.1.1.1			ritrii	on your		v Vdc		95,	10	141111					ை காம் கா	271141	Z	174111		111001	
VOL 6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.5 2.5 2.5 3.5	Clamp Voltage K J JK Set Reset	v _D	100 130 130		0.00000				110911	riania je		5.00.5		111111		vdc.		14111		13	313610104			11,11	. E. C. E. L. C.			E-1-8 F-1-1		011011	F
Voir 6 6 2.4 = 2.4 = 2.4 = 2.5 = 2.5 = 2.5 = 2.5 = Voir 6 = 6 = 5 = 5 = 5 = 2.5 = Voir 6 = 6 = 5 = 6 = 6 = 6 = 6 = 6 = 6 = 6 =	Output Output Voltage	TO _A		14.6	0.4	100	0.4	1.1	0,4		0.4		0.4		य व	Vdc	10 00	1.0	4.1	11		6.6		13.7	1.7	14	11.1	4.0	40	9 (3	7,13
LSC 6 20 65 20 65 20 65 20 65 20 65 20 65 70 65		$^{\rm V}_{\rm OH}$	9 80	2.4	î	4.4			1.4					ကက		Vdc	1-1	9 8	11	1-1	-	0.00		į. p.		14	1.7	1.4	2.6	က တ	7,13
1 max 14 - 15 - 16 - 16 - 16 - 16 - 16 mAdc - 14	Short Circuit Current	I _{SC}	9 8	-20	-65	-20	-65	-20	-65					_	_	nAde					-			\dashv	கை	1.1	14	T, T	11	11	5,6,7
a pp 14 - 16 - 16 - 16 - 16 - 16 mAdc	Power Requirements (Total Device) Maximum Power Current		14	to the		- (21	10	-	(1)	G I	9.	21	,		nAdc								<u> </u>		1.4	-	- 1	14	- 0	1,7,9,13
	Power Supply Drain	ddI P	14	1	16		16		16	31	16	1	91	\vdash		nAde	,				Н	\vdash	\vdash	H		į.	14		9	1	1,7,9,13

*Momentary ground before making measurement. If pin number appears in other column, it should be returned to voltage.

OPERATING CHARACTERISTICS


High state data must be present 12 ns prior to the fall of the clock and remain 5.0 ns after the clock signal rises. Negative edge triggering: When the clock goes from the high state to the low state, the information in the input steering section is transferred to the bistable section.

The direct SET and RESET inputs may be used any time, regardless of the state of the clock. If these inputs are not used THEY MUST BE TIED to a voltage between 2.0 and 5.5 Vdc.

Unused Inputs:

JK input MUST be in the high state to enable the clocked inputs. When the JK input is not used, it should be tied to a voltage between 2.0 and 5.5 Vdc.


Unused J inputs should be tied to used J inputs, the used JK input, Q, or a voltage between 2.0 and 5.5 Vdc. Unused K inputs should be tied to used K inputs, the used JK input, Q, or a voltage between 2.0 and 5.5 Vdc. Unused SET and RESET inputs MUST be tied to a voltage between 2.0 and 5.5 Vdc.



OPERATING CHARACTERISTICS (continued)

FIGURE 2 – SWITCHING TIME TEST CIRCUIT

(For J inputs and RESET input; to test other inputs, refer to Test Procedures Chart)



VOLTAGE WAVEFORMS AND DEFINITIONS

