


**"AND" INPUT
J-K FLIP-FLOP**

MC3100/MC3000 series

**MC3155F • MC3055F
MC3155L • MC3055L, P**
(54H72J) (74H72J, N)



t_n	t_{n+1}	
J	K	Q
0	0	Q_n
0	1	0
1	0	1
1	1	$\bar{Q}_n$

$$J = J1 \cdot J2 \cdot J3$$


$$K = K1 \cdot K2 \cdot K3$$

Input Loading Factor:
J, K, CLOCK = 1
SET, RESET = 2

Output Loading Factor = 10

Total Power Dissipation = 80 mW typ/pkg
Propagation Delay Time = 10 ns typ
Operating Frequency = 30 MHz typ


This negative-edge-triggered J-K flip-flop operates on the master-slave principle. Three K inputs are ANDed together, and three J inputs are ANDed together. SET and RESET inputs are also available. The device helps minimize package count in J-K flip-flop applications requiring AND gating into the J or K inputs.



Pin numbers for the 54H72F/74H72F device are shown in the chart. These devices are available on special request.

DEVICE	PIN NUMBERS													
MC3155F,L/3055F,L,P	1	2	3	4	5	6	7	8	9	10	11	12	13	14
54H72F/74H72F	6	5	7	8	9	10	11	12	1	13	14	2	3	4

CIRCUIT SCHEMATIC



OPERATING CHARACTERISTICS


Data must be applied to the J-K inputs while the clock is low. When the clock input goes to the positive logic "1" state, the data at the J and K inputs is transferred to the master section, where it is stored until the clock changes to the positive logic "0" state. Data at the J and K inputs must not be changed while the clock is high. When the clock returns to the positive logic "0" state, information in the master section is transferred to the slave section.

Application of a logic "0" to the $\overline{\text{SET}}$ input will force the

Q output to the logic "1" state, and application of a logic "0" to the $\overline{\text{RESET}}$ input will force the $\overline{\text{Q}}$ output to the logic "1" state. The $\overline{\text{SET}}$ and $\overline{\text{RESET}}$ inputs override the clock.

Since no charge storage is involved in this flip-flop, rise and fall times are not important to its operation. Clock fall times as long as $1.0\ \mu\text{s}$ will not adversely affect the operation of the flip-flop. The clock pulse need only be wide enough to allow the data to settle in the master section. This time, which is the setup time for a logic "1", is 12 ns minimum.

SWITCHING TIME TEST CIRCUIT



MC3155, MC3055 (continued)

TEST PROCEDURES

(Letters shown in test columns refer to waveforms.)

TEST	SYMBOL	INPUT				Q	$\bar{Q}$	LIMITS		
		C	J, K	$\bar{R}$	$\bar{S}$			Min	Max	Unit
Toggle Frequency	f_{Tog}	A	A	2.4 V	2.4 V	t	t	25	—	MHz
Turn-On Delay	t_{pd-}	B	B	2.4 V	2.4 V	C	D	—	27	ns
Turn-Off Delay	t_{pd+}	B	B	2.4 V	2.4 V	C	D	—	21	ns
Turn-On Delay	t_{sd-}	2.4 V	2.4 V	E	F	G	H	—	24	ns
Turn-Off Delay	t_{sd+}	2.4 V	2.4 V	E	F	G	H	10	13	ns
Enable Voltage ☆	V_{EN}	B	2.0 V	2.4 V	2.4 V	t	t	t	—	—
Inhibit Voltage ☆	V_{INH}	B	0.8 V	2.4 V	2.4 V	‡	‡	‡	—	—

† Output shall toggle with each input pulse.

‡ Output shall NOT toggle.

☆ Tested at all temperatures.

VOLTAGE WAVEFORMS AND DEFINITIONS

