MC3100/MC3000 series

DUAL J-K FLIP-FLOP

MC3161F • MC3061F MC3161L • MC3061L,P

This dual JK flip-flop triggers on the negative edge of clock. Each flip-flop is provided with a separate direct SET input in addition to the common direct RESET input. These direct inputs provide a means of resetting a group of flip-flops such as a register which may be followed by the presetting of a data pattern. The clock input for this device is common for both flip-flops, making it particularly useful in registers or other common clock applications.

Data may be applied to or changed at, the clocked inputs at any time during the clock cycle, except during the time interval between

the Setup and Hold times. The inputs are inhibited when the clock is low and enabled when the clock rises. The input steering network continuously responds to input information when the clock is high. The data state at the inputs throughout the interval between the Setup and Hold time is stored in the flip-flop when the clock falls. Each flip-flop may be set any time without regard to the clock state by applying a low level to the <u>SET</u> input. In addition, both flip-flops may be reset simultaneously by using the common RESET in a similar manner.





See General Information section for packaging.

Test procedures are shown for only one									(
flip-flop plus the inputs common to both	own to s comm	r only on to t	both			-		٦		n I					L			E	T CUF	RENT	VOLTA	TEST CURRENT/VOLTAGE VALUES	UES				Γ	
flip-flops. To complete testing, sequence	e testing	nbes 'f	ence				2	Ľ	5	9			(Teat		Am			1				Volts					
manner.	enndu				ᆀᅜ	RESET			-				Temp	Temperature	ة_	-e	s	_0	<"	×H>	Υ.	< N		Vmax	V _{cct}	Vcch		
						11 1	111	5	Ļ	0)	-55°C	20	-2.0	1		1.1	2.0	0.4 2	2.4			4.5	5.5		
						,		Ĵ	3	•		MC3161	~	+25°C	20	-2.0	1.0	-10	1.1	1.8	0.4	2.4	4.0	7.0	4.5	5.5		
						¥	12-	Т	10	8			<u>-</u>	+125°C	20	-2.0		-	0.8	1.8	0.4	2.4	4.0	-	4.5	5.5		
								5	7)	0°C	20	-2.0	'	'	1.1	2.0	0.4	2.5	4.0		4.75	5.25		
						SET						MC3061	~	+25°C	20	-2.0	1.0	-10	1.1	1.8	0.4	2.5	4.0	7.0	4.75	5.25		
													-	+75°C	20	-2.0	-		0.9	1.8	0.4	2.5	4.0		4.75	5.25		
		Pin	1	MC3	161 Test + 75°C	-12:	hits +125°C	Jo	N°C N	MC3061		Test Limits	J.J			F	EST CL	RRENT	NOL	AGE A	PPLIED	TO PI	TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW	BELOW				
	Symbol		-		Min Max		Min Max	-	Min Max	~	n Max	-	Min Max	Unit	IoL	Чон	<u>s</u>	۹	۷IL	۷	۲F	V,R	V _{RH}	Vmax	V _{CCL}	Vcch	*	Gnd
Input Forward Current	I_{FJ}	m	· .)	-1.5		-1.5	- 	-1.5	1.5	- 2.	-1.5	,	-1.5	mAdc	4	1			1	1	en	. 1	1,4,13		,	14	1	2,7
	LFK	2	1	-1.5	1	-1.5	1	-1.5	1.5	- 2	-1.5		-1.5	mAdc	1		·	1	'		5	1.	1,4,13		1	14	4	3,7
	$I_{\rm F\overline{R}}$	1		-3.5		-3.5	1	-3.5	3.5	- 2	-3.5		-3.5	mAdc	ı				т.	ī	-	- 3	3, 4, 10, 13	1	1	14		2,7
	$\mathbf{I}_{F\overline{S}}$	4		-1.8	1	-1.8	7	-1.8	1.8	1	-1.8	1	-1.8	mAdc		1	'		•	1	4		1,2,13		,	14		3,7
	$I_F\overline{C}$	13	1	-5.7		-5.7	1	-5.7	5.7	- 2	-5.7		-5.7	mAdc	1	1	•	•			13	- 1,	1,2,3,11,12			14	4,10	7
Leakage Current	IRJ	8	1	50	1	50	1	50	- 20		50		50	μAdc			•				1	e	2,4	1		14	1	1.7,13
	I _{RK}	5	13	50	1.	50	1	50	- 20	-	50		50	μAdc	1	1		1	1	i.		2	1,3			14	1	4.7,13
	IR	1		200		200	- 2	200	- 200	-	200		200	μAdc	,		1					1	2	i.		14	1	3,4,7,11,13
	I _{RS}	4		150		150	-	150	- 150	- 0	150	-	150	μAdc	1	1				,		4	8		1.	14	4	1,2,7,10,13
	IRC	13		300		300		300	- 300	- 0	300		300	μAdc		•	1					13				14		1,2,3,4,7,10,11,12
Breakdown Voltage	BV _{in}	3 2 4 13 13	a da in	11111	5.5					2.2				Vdc			2 3 4 1 1 2 3 3 1 3 1 3 1 3 1 3 1 3 1 3 1 3 1						2,4 1,3 3 3			14	11-1-4-1	$\begin{array}{c} 1,7,10,13\\ 4,7,10,13\\ 3,4,7,11,13\\ 1,2,7,10,13\\ 1,2,7,10,13\\ 1,2,7,10,13\\ 1,2,3,4,7,10,11,12\end{array}$
Clamp Voltage	VD	3 1 13 13	11111			-1.5					-1.5		11114	Vdc				3 4 1 2 3						n ng tini T	14			7,10
Output Output Voltage	V _{OL}	5		0.4		0.4	00	0.4	- 0.4	4.4	0.4	• •	0.4	Vdc Vdc	5 9	1			1 4	4				- 1° 1	14 14		- 4	7,10 7,10
	ЧОН	5 6	2.4	1.1	2.4	1 1	2.4	61 61 	1 1 2 2	~ ~	1 1	2.5	1, 1	Vdc	1.1.	6 2	.1.1	11	4	14			1-1	• •	14 14	• •	4 1	7,10 7,10
Short-Circuit Current	Isc	5 6	-20	-65	-20	-65 -	-20	-65 -2	-20 -65	5 -20	-65	-20	-65	mAdc	ici.	1 1	1 1		1,1			i i	· ·	i i	1.1	14 14		4,5,7,10 1,6,7,10
Power Requirements (Total Device) Maximum Power Supply Current	I max	14		1. 1. 1.		42	1			1	42	1	*	mAdc	1.1	, i - 1	•	1	1 .					14	,			4,7,10
Power Supply Drain	IPD	14	T	32	1	32	- 3	32	- 32	1	32	1	32	mAdc					,		ì	,	1	1	•	14	•	1,7

MC3161, MC3061 (continued)

•Momentarily ground pin prior to taking measurement. (If pin is also in another column, the pin must be returned to that voltage or current for measurement.)

OPERATING CHARACTERISTICS

High state data must be present 12 ns prior to the fall of the clock and remain until 0 ns after the clock falls.

The direct SET (individual) inputs and RESET (common) inputs may be used at any time without regard to the clock state. The flip-flop is set to the Q = 1 state by applying a low level to the SET input or reset to the Q = 0 state by applying a low level to the RESET input. If these inputs are not used they should be returned to a voltage between 2.0 and 5.5 Vdc.

Negative edge triggering – The input state during the time interval between the Setup and Hold times is stored in the flip-flop when the clock goes low. The clock fall time must be less than 50 ns.

Unused clocked inputs should be tied to the clock, to the internally connected output, or to a voltage between 2.0 and 5.5 Vdc.



MC3161, MC3061 (continued)

OPERATING CHARACTERISTICS (continued)



VOLTAGE WAVEFORMS AND DEFINITIONS



			INP	UT			LIMITS (ns)
TEST	٦.	SET.	RESET.	κ.	۵.	ã٠	Max
^t Setup ''1'' J	В	2.4 V	F	Gnd	G	н	15
^t Hold "1" J	c	2.4 V	F	Gnd	G	. H	0
^t Setup "0" J	D	2.4 V	F	Gnd	≤0.4 V	≥2.4 V	15
^t Hold "0" J	E	2.4 V	F	Gnd	≤0.4 V	≥24 v	0
^t Setup "1" K	Gnd	F	2.5 V	в	H	G	15
^t Hold "1" K	Gnd	F	2.5 V	c	н	G	0
^t Setup "0" K	Gnd	F	2.5 V	D	≥2.4 V	≤0.4 V	15
^t Hold "0" K	Gnd	F	2.5 V	E	≥2.4 v	≤0.4 v	0
t _{pd+}			OCK to Q a				18
^t pd−			OCK to Q a				18
t _{sd+}			T to Q duri SET to Q d				18
tsd−			T to Q duri				18

**tHold is typically a negative number.