



QUAD 2-INPUT "OR" GATE

MC3100/MC3000 series

MC3103F • MC3003F
MC3103L • MC3003L,PCIRCUIT SCHEMATIC
1/4 OF CIRCUIT SHOWN

This device consists of four 2-input OR gates. This non-inverting function is useful for optimizing logic design, or for direct implementation of standard logic equations.

Positive Logic: $3 = 1 + 2$ Negative Logic: $3 = 1 \cdot 2$


Input Loading Factor = 1

Output Loading Factor = 10

Total Power Dissipation = 150 mW typ/pkg


Propagation Delay Time = 9.0 ns typ

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



$C_T = 25 \text{ pF}$ = total parasitic capacitance, which includes probe, wiring, and load capacitances.


The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.



MC3103, MC3003 (continued)

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate. The other gates are tested in the same manner. Further, test procedures are shown for only one input of the gate under test. To complete testing, sequence through remaining inputs.



TEST CURRENT/VOLTAGE VALUES														
		Volts												
		mA	I_{OL}	I_{OH}	I_{in}	I_b	V_L	V_{Hl}	V_R	V_{RH}	V_{max}	V_{CC}	V_{CCl}	V_{CCH}
Temperature	-55°C	20	-2.0	-	-	1.1	2.0	0.4	2.4	4.0	-	5.0	4.5	5.5
	+25°C	20	-2.0	1.0	-10	1.1	1.8	0.4	2.4	4.0	7.0	5.0	4.5	5.5
	+25°C	20	-2.0	-	-	0.8	1.8	0.4	2.4	4.0	-	5.0	4.5	5.5
MC3103	0°C	20	-2.0	-	-	1.1	2.0	0.4	2.5	4.0	-	5.0	4.75	5.25
	+25°C	20	-2.0	-	-10	1.1	1.8	0.4	2.5	4.0	7.0	5.0	4.75	5.25
	+75°C	20	-2.0	-	-	0.9	1.8	0.4	2.5	4.0	-	5.0	4.75	5.25
TEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW:														
MC303 Test Limits														
MC3103 Test Limits		+25°C		0°C		+25°C		+25°C		+25°C		+25°C		
Characteristic	Pin Under Test	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Grid
Input	I_F	1	-	-2.0	-	-2.0	-	-2.0	-	-2.0	-	-2.0	mAdc	-
	I_R	1	-	50	-	50	-	50	-	50	-	50	μ Adc	-
Breakdown Voltage	BV_{in}	1	-	5.5	-	-	-	5.5	-	-1.5	-	Vdc	-	-
Clamp Voltage	V_D	1	-	-	-1.5	-	-	-	-1.5	-	-	Vdc	-	-
Output	V_{OL}	3	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	Vdc	3
	V_{OH}	3	2.4	-	2.4	-	2.4	-	2.5	-	2.5	Vdc	-	-
Short-Circuit Current	I_{SC}	3	-40	-100	-40	-100	-40	-100	-40	-100	-40	-100	mAdc	-
Power Requirements (Total Device)	Maximum Power Supply Current	1 _{max}	-	-	45	-	-	45	-	45	-	mAdc	-	-
Power Supply Drain	I_{PDH}	14	-	34	-	34	-	34	-	34	-	34	mAdc	-
	I_{PPL}	14	-	58	-	58	-	58	-	58	-	58	mAdc	-
Switching Parameters	t_{pd}	1 _{1,3}	-	-	15	-	-	15	-	ns	-	ns	Pulse In	Pulse Out
Turn-On Delay	t_{pd}	1 _{1,3}	-	-	12	-	-	12	-	ns	1	3	-	-
Turn-Off Delay	t_{pd}	1 _{1,3}	-	-	12	-	-	12	-	ns	1	3	-	-

* Since this is a non-inverting gate, power drain is minimized by tying the inputs to gates not under test to V_{RH} .