


QUAD 2-INPUT "OR" GATE


MC3100/MC3000 series

MC3103F • MC3003F
MC3103L • MC3003L,P

CIRCUIT SCHEMATIC
 1/4 OF CIRCUIT SHOWN




This device consists of four 2-input OR gates. This non-inverting function is useful for optimizing logic design, or for direct implementation of standard logic equations.



Positive Logic: $3 = 1 + 2$
 Negative Logic: $3 = 1 \cdot 2$


Input Loading Factor = 1
 Output Loading Factor = 10
 Total Power Dissipation = 150 mW typ/pkg
 Propagation Delay Time = 9.0 ns typ

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS




$C_T = 25 \text{ pF}$ = total parasitic capacitance, which includes probe, wiring, and load capacitances.

The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.



ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate. The other gates are tested in the same manner. Further, test procedures are shown for only one input of the gate under test. To complete testing, sequence through remaining inputs.



			TEST CURRENT / VOLTAGE VALUES																								
			mA						Volts																		
			I _{OL}	I _{OH}	I _{IN}	I _{IO}	V _{IL}	V _{IH}	V _F	V _R	V _{BE}	V _{max}	V _{CC}	V _{CCL}	V _{CCH}												
			20	-2.0	-	-	1.1	2.0	0.4	2.4	4.0	-	5.0	4.5	5.5												
			20	-2.0	1.0	-10	1.1	1.8	0.4	2.4	4.0	7.0	5.0	4.5	5.5												
			20	-2.0	-	-	0.8	1.8	0.4	2.4	4.0	-	5.0	4.5	5.5												
			20	-2.0	-	-	1.1	2.0	0.4	2.5	4.0	-	5.0	4.75	5.25												
			20	-2.0	1.0	-10	1.1	1.8	0.4	2.5	4.0	7.0	5.0	4.75	5.25												
			20	-2.0	-	-	0.9	1.8	0.4	2.5	4.0	-	5.0	4.75	5.25												
			TEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW:																								
			I _{OL}	I _{OH}	I _{IN}	I _{IO}	V _{IL}	V _{IH}	V _F	V _R	V _{BE}	V _{max}	V _{CC}	V _{CCL}	V _{CCH}	Grid											
Input			-	-	-	-	-	-	1	-	2*	-	-	-	14	7											
Forward Current	I _F	1	-	-	-	-	-	-	-	-	-	-	-	-	-	-											
Leakage Current	I _R	1	-	-	-	-	-	-	-	1	*	-	-	-	14	2,7											
Breakdown Voltage	BV _{IN}	1	-	-	-	-	-	-	-	-	*	-	-	-	14	2,7											
Clamp Voltage	V _D	1	-	-	-	-	-	-	-	-	*	-	-	14	-	7											
Output			-	-	-	-	-	-	-	-	-	-	-	-	-	-											
Output Voltage	V _{OL}	3	-	-	-	-	-	1	-	-	2*	-	-	14	-	7											
	V _{OH}	3	2.4	-	2.4	-	2.5	-	1	-	2*	-	-	14	-	7											
Short-Circuit Current	I _{SC}	3	-10	-100	-40	-100	-40	-100	-40	-100	-40	-100	-40	-100	-40	-											
Power Requirements																											
(Total Device)																											
Maximum Power	I _{max}	14	-	-	-	45	-	-	-	-	-	12,4,5,9,10,12,13	14	-	-	7											
Supply Current	I _{PDH}	14	-	34	-	34	-	34	-	34	-	34	-	34	-	7											
Power Supply Drain	I _{PDL}	14	-	58	-	58	-	58	-	58	-	58	-	58	-	1,2,4,5,7,9,10,12,13											
Switching Parameters																											
Turn-On Delay	t _{pd+}	1,3	-	-	-	15	-	-	-	-	*	-	14	-	-	?											
Turn-Off Delay	t _{pd-}	1,3	-	-	-	12	-	-	-	-	*	-	14	-	-	7											

* Since this is a non-inverting gate, power drain is minimized by tying the inputs to gates not under test to V_{BE}