
MC3100/MC3000 series


DUAL 2-WIDE 2-INPUT "AND-OR-INVERT" GATE

## MC3123F · MC3023F MC3123L · MC3023L,P

(54H51J) (74H51J, N)



This dual device consists of two 2-input AND gates ORed together and driving an output inverter.



Positive Logic: 8 = (9 • 10) + (13 • 1)

Negative Logic: 8 = (9 + 10) • (13 + 1)


Input Loading Factor = 1
Output Loading Factor = 10

Total Power Dissipation ≈ 62.5 mW typ/pkg Propagation Delay Time ≈ 6.0 ns typ

Pin numbers for the 54H51F/74H51F device are shown in the chart. These devices are available on special request.

DEVICE						PIN	NU	MBE	RS					
MC3123F,L/3023F,L,P	1	2	3	4	5	6	7	8	9	10	11	12	13	14
54H51F/74H51F	5	6	7	8	9	10	11	12	13	14	1	2	3	4

## SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



## ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate. The other gate is tested in the same manner. Further, test procedures are shown for only one input of the gate under test. To complete testing, sequence through remaining inputs.

Pin   Pin   Max																							
Pin	9													TEST C	URRENT/VC	TEST CURRENT/VOLTAGE VALUES	ES				-		
Pin   Fin	↓ ¬	9					9	@ Test		Ψ		H				Volts							
Pin   Control   Pin   Pi							Ten	Temperature	<u>_</u> o	-М	_5	اه <	V <sub>II</sub>	>"	>*	VRH	Vmex	8	Vccı	, ССН	VIHX		
Pin   -55°C   Min   Max   Junder   -55°C   Min   Max   Junder   -55°C   Min   Max   Junder   -55°C   Min   Max   Junder   -50   Junder								_55°C		-2.0	•	-	1.1 .2.0	0.4	2.4	4.0		5.0	4.5	5.5			
Pin   -5S°C     Symbol   Test   Min   Max     IF   1   -2.0     IR   1   -3.0     Vol.                   Vol.                 Vol.               Vol.               Vol.               Vol.             Vol.             Vol.             Vol.             Vol.             Vol.             Vol.               Vol.               Vol.               Vol.                 Vol.               Vol.                     Vol.                         Vol.                           Vol.                                       Vol.						<	MC3123 {	+25°C		-2.0	1.0	-10 1.	1.1 1.8	9 0.4	_	4.0	7.0	5.0	4.5	5.5	2.5		
Pin   -55°C   Min   Max   1    -55°C   Min   Max   1    -50                          -50                              -50                                -50                                      -50								+125°C	20	-2.0		0	0.8 1.8	9 0.4	2.4	4.0		5.0	4.5	5.5			
Pin   -55°C   Min   Max   1								) 0		-2.0	-	1	1.1 2.0	4.0	2.5	4.0		5.0	4.75	5.25			
Pin						7	MC3023	+25°C +75°C	20 20	-2.0	1.0	-10 1.	1.1 1.8	1.8 0.4	2.5	4.0	7.0	5.0	4.75	5.25	2.5		
Number   N	est Lim	its	H		MC3023 Test Limits	Test Lim	ts.					ISI	CURRE	NT / VC	LTAGE APF	FEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW	S LISTED	BELOW	4		T		
1	25°C	$\alpha$ $\vdash$	1		+25°C		<u>سر دی</u>	1		-	-	>	× ×	>	>	>	>	>	\ \\	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	7	
1 <sub>F</sub>   1  2,0     1 <sub>R</sub>   1   -   50     1 <sub>R</sub>   1   -   50     V <sub>O</sub>   1   -   -     V <sub>O</sub>   8   -   0,4     V <sub>O</sub>   8   2,4   -     1 <sub>S</sub> C   8   -40   -100     1 <sub>S</sub> C   8   -40   -	Min Max M	WILL MAX	Will X	wax	Will with	Max	WILL MAX	4	5	5	=	-1	$\dashv$	$\dashv$	1	H	Xem.	-1	$\dashv$	4	XH	DIID	
1	2.0	- 2.0	0	-2.0	<u> </u>	-2.0	-2.0	0 mAdc				<u> </u>	-	-		13			T.	14	T.	7, 9, 10*	
V <sub>D</sub> 1	- 20	- 20		20		20	- 20	μAdc			,		-		1				1	14	- 2	7,9,10,13*	
V <sub>OL</sub> 8 - 0.4 V <sub>OH</sub> 8 2.4 - 0.4 I <sub>SC</sub> 8 -40 -100 I <sub>max</sub> 14	5.5	-	'		5.5		-	Vdc			7		-	·		-		i		14	- 7	7, 9, 10, 13*	
V <sub>OL</sub> 8 - 0.4 V <sub>OH</sub> 8 2.4 - 1 <sub>SC</sub> 8 -40 -100 1 max 14	-1.5		1	·		-1.5	-	Vdc	-			-	-	,				1.	14			7,9,10*	
1 <sub>SC</sub> 8 -40 -100  1 <sub>SC</sub> 8 -40 -100  1 <sub>Max</sub> 14	- 0.4	- 0.4	,	0.4	,	0.4	- 0.4	Vdc	80			-	-		-	13	-		14	,		7, 9, 10 *	
1 <sub>SC</sub> 8 -40 -100 1 <sub>max</sub> 14 - 24	2.4 - 2	2.4	2.5	,	2.5	1 2	2.5	Vdc		œ		1	1			13		-	14			1, 7, 10 *	
1 max 14	-40 -100	-40 -100	90 -40	-100	-40	-100	-40 -100	0 Vdc		-					,	r	-	-	,	14		1, 7, 8, 9,	
IpDH 14 - 24	- 20	'	•	,	,	20	'	mAdc			1		- '	'	-		14	,			-1	1,2,3,4,5,7, 9,10,13	
	- 24	- 24		24		24	- 24	mAdc		-		-	-			1, 2, 3, 4, 5, 9, 10, 13				14		7	
IPDL 14 - 12.8 -	- 12.8	- 12.8	8	12.8		12.8	- 12.8	8 mAdc						•	- ,	,		,	,	14		1,2,3,4,5,7, 9,10,13	
Switching Parameters Turn-On Delay tpd- 1,8	111		'	'	,	11	<u>'</u>	şü	Pulse 1	Pulse ∞				'				14	,		22	7, 9, 10 *	
Turn-Off Delay tpd+ 1,8 -	- 11	-	-			11		su	-	80						,		14		,	13	7, 9, 10 *	

\*Since this is an inverting gate, power drain is minimized by grounding the inputs to gates not under test.