


DUAL 3-INPUT 3-OUTPUT  
"NAND" SERIES TERMINATED  
LINE DRIVER


MC3100/MC3000 series

**MC3129F • MC3029F  
MC3129L • MC3029L,P**

CIRCUIT SCHEMATIC  
1/2 OF CIRCUIT SHOWN



This device is a dual 3-input/3-output series-terminated NAND line driver that minimizes switching transients on long lines by approximating line impedance. Two outputs are provided through 75-ohm resistors for use when driving 93 to 120-ohm lines. These outputs should be paralleled when driving 50 to 93-ohm lines. In addition, an output is provided directly at the gate output node for driving adjacent gates.



Positive Logic: 4, 5, 6 =  $\overline{1 \cdot 2 \cdot 3}$

Negative Logic: 4, 5, 6 =  $1 + 2 + 3$

Input Loading Factor = 1


Output Loading Factor, Direct Output (Pins 6 and 8) =  
8 Minus The Number of Resistor-Terminated Outputs  
Being Used.

Output Loading Factor, Resistors (Pins 4, 5, 9 and 10) = 1

Total Power Dissipation = 44 mW typ/pkg


Propagation Delay Time = 6.0 ns typ

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



$C_T = 25 \text{ pF}$  total parasitic capacitance, which includes probe, wiring, and load capacitances.


The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.



## MC3129, MC3029 (continued)

### ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one line driver. The other line driver is tested in the same manner. Further, test procedures are shown for only one input of the line driver under test. To complete testing sequence through remaining inputs.



TEST CURRENT/VOLTAGE VALUES											
Characteristic	Symbol	Pin Under Test	MC3129 Test Limits			MC3029 Test Limits			TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:		
			-55°C	+25°C	0°C	-55°C	+25°C	0°C	I <sub>OL</sub>	I <sub>OL</sub>	I <sub>OL</sub>
Input Forward Current	I <sub>F</sub>	1	-2.0	-2.0	-2.0	-2.0	-2.0	-2.0	-2.0 mAdc	-	-
Leakage Current	I <sub>R</sub>	1	-	50	-	50	-	50	50 $\mu$ Adc	-	-
Breakdown Voltage	BV <sub>In</sub>	1	-	5.5	-	5.5	-	5.5	Vdc	-	-
Clamp Voltage	V <sub>D</sub>	1	-	-	-1.5	-	-	-1.5	Vdc	-	-
Output Output Voltage	V <sub>OL</sub> 1	6	-	0.4	-	0.4	-	0.4	Vdc	6	4
	V <sub>OL</sub> 2	5	-	0.5	-	0.5	-	0.5	Vdc	6	4
	V <sub>OH</sub>	6	2.4	-	2.4	-	2.5	-	2.5	-	6
Short-Circuit Current	I <sub>SC</sub>	6	-40	-100	-40	-100	-40	-100	-40 mAdc	-	-
Power Requirements (Total Device)	I <sub>max</sub>	14	-	-	12	-	12	-	mAdc	-	-
Maximum Power Supply Current	I <sub>PDH</sub>	14	-	19	-	19	-	19	mAdc	-	-
Power Supply Drain	I <sub>PDL</sub>	14	-	9.6	-	9.6	-	9.6	mAdc	-	-
Switching Parameters									Pulse Out		
Turn-On Delay	t <sub>pd-</sub>	1,6	-	-	10	-	-	-	ns	1	6
Turn-Off Delay	t <sub>pde-</sub>	1,6	-	-	10	-	-	-	ns	1	6

\*Since this is an inverting gate, power drain is minimized by grounding the inputs to gates not under test.