"AND" J-K FLIP-FLOP

MC3151F • MC3051F MC3151L • MC3051L,P

This J-K flip-flop triggers on the negative edge of the clock. An AND input gating configuration formed by three J inputs ANDed together and three K inputs ANDed together, minimizes the requirements for external gating. The enable input (JK) consists of a J and a K input internally connected together. This input provides gating for the J and K inputs or an additional logic input for use in counters or other applications. A direct SET and RESET are provided to permit presetting data, such as initial conditions into the flip-flop. The direct SET and RESET control the oppration of the flip-flop regardless of the state of the clock.

Information may be applied to, or changed at the J and K inputs any time in a clock cycle, except during the interval of time between the Set-up and Hold times. The inputs are inhibited when the clock is low, data is entered into the input steering section of the flip-flop when the clock goes high. The input steering section of the flip-flop continually reflects the input state when the clock is high. Data present during the time interval between the Set-up and Hold times is transferred to the bistable section on the negative edge of the clock and the outputs Q and \overline{Q} respond accordingly. The flip-flop can be set or reset directly by applying the low state to the SET or RESET inputs.





See General Information section for packaging.

	2		(٢٩											<u> </u>					TES	T CUR	RENT/	TEST CURRENT/VOLTAGE VALUES					_	
		Π	-	- -	а 1								Ø	@ Test		E	mAdc		L				Volts					T-	
10	01 1L	Γļ)	,	>								Tem	Temperature	e lot	HO		-0	>	×"	VIH HI	>"	VRH	VccL	VccH	2CC	Vmax		
	¥	Ţ	,										-	-55°C	C 20.0	-2	- 0		0.4	1.1		2.4	4.0	4.5	5.5	5.0		-	
	Ł	لح	$\left(\right)$									Ň	MC3151	+25°C	C 20.0	-2	0 1.0	0 -10	0.4	1.1	1.8	2.4	4.0	4.5	5,5	5.0	7.0		
				a A	Ŷ								-	+125°C	C 20.0	-2.	- 0	Ť	0.4	0.8	1.8	2.4	4.0	4.5	5.5	5.0	i.		
1ª	RESET		Ì	2									-	000	C 20.0	-	- 0	•	0.4	1.1	2.0	2.5	4.0	4.75	5.25	5.0	1		
												MCS	MC3051	+25°C	C 20.0	-2.	0 1.0	01-10	0.4	1.1	1.8	2.5	4.0	4.75	5.25	5.0	7.0		
														+75°C	C 20.0	-2-	- 0	÷	0.4	0.9	1.8	2.5	4.0	4.75	5.25	0.0	1		
		Pin		MC31	MC3151 Test	:5	its	+		MC305	MC3051 Test	5	S					E	TEST CUR	RENT	/VOLT	AGE A	CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW	BELOW:	l	P			
			-55°C		+25°C	-		-	~ h	-			+75°C	_	L	F		\vdash	-	\vdash		-				-		~	
Characteristic	Symbol	Test	Min Max		Min Max	-	Min Ma	Max M	Min Ma	Max M	Min Ma	Max Min	n Max	k Unit	10	HO	u. H	9	× ×	VII.	HI >	AR N	VRH	VccL	VCCH	Vcc	Vmax	•	Gnd
Input Forward Current J J JK Set Reset	IF	13 2 8 H I I 0 5			11004111			0000000	77997777	0000000			-1.5 -1.5 -3.0 -4.0 -4.0 -4.0	m Adc		11111411		11111111	13 5 9 1 10 23				$\begin{array}{c} 1,3,4,5,9,13\\ 1,5,4,5,9,13\\ 2,3,4,5,9,10,11,12,13\\ 2,3,4,5,9,10,11,12,13\\ 2,3,4,5,9,10,11,12,13\\ 1,2,3,4,5,9,10,11,12,13\\ 1,2,3,4,5,9,10,11,12\\ 2,3,4,5,9,10,11,12\\ 1,2,3,4,5,9,10\\ 1,2,3,5,10\\ 1,2,5,10\\ 1,2,5,10\\ 1,2,5,10\\ 1,2,5,10\\ 1,2,5,10\\ 1,2,5,10\\ 1$	anitia	7			ອະດອະດາເມັນອ	p
Reverse Current K JK Set Reset	IR.	88-00		50 50 140 140	00244				· · · · · · · · · · · · · · · · · · ·		50 50 140 140			μAdc		+ 7 + 1 + 1			TATES OF THE			1.	ана аласт т				no der	a na panana	$\begin{array}{c} 1.3.4.5.7.13\\ 1.7.9.10.11.2.13\\ 2.3.4.5.7.9.10.11.12.13\\ 2.3.4.7.19.11.12.13\\ 1.7.10.11.12.13\end{array}$
Clock		13	-	145	-	+	-	42	- -	-+		-	+	-	ì	1	+		1	•	•	13			-		1	1	1,2,3,4,5,7,9,10,11,12
Breakdown Voltage K J J <u>Set</u> Reset Clock	BVin	13 0 0 1 0 0 1 0			<u>ه</u>						10		5 A F C A F	Vdc			10			*****			ை பில்கு ப		Z>	1.4.1.1.1		111001	$\begin{array}{c} 1,3,4,5,7,9,13\\ 1,5,7,11,12,13\\ 2,3,4,5,7,9,10,11,12,13\\ 1,2,3,4,7,10,11,12,13\\ 1,2,3,4,7,10,11,12,13\\ 1,2,3,4,7,10,11,12,13\\ 1,2,3,4,5,7,8,10,11,12,13\\ 1,2,3,4,5,7,8,10,11,12\\ \end{array}$
Clamp Voltage K Jr Set Reset Clock	v _D	13 5 13 13			direct.	1.5		110-111				1 1 1 1 1 1 1 10	• • • • • • •	Vdc	anan			10 13 13						*+					P
Output Output Voltage	V _{OL}	9 8	11	0.4	- 0.	0.4 - 0.44 -	- 0.	**	0.0	4.4	.0.	44	0.4	Vdc	10 10	2.6	+ i	1.1	•••	a a	10 80	4.9		14 14		4.6	12	60	7,13 7,13
	HOA	9 8	2.4	1 1 2	2.4	- 2.	49.49	1 1	10 10	- 13	1 1	10 10	י י מ מו	Vde	1.1	98	1.1	**	1.1	60	53 10	r r		14 14	1.1	14	2.4	60	7,13
Short Circuit Current	1sc	98	-20 -	-65 -2	-20	-65 -2	-20 -6	-92	-20 -6	-65 -2	-20 -65	5 -20	-65	mAdc	с -	•••	•••	••	•••	• •	••		đ đ	1.1	14	14	1.1	1.1	5,6,7 7,8,9
Power Requirements (Total Device) Maximum Power Current	Imax	14	P		1	- 21		,		9	- 21			mAdc	9			•	,			'			4	1	14	- 9	1,7,9,13
Power Supply Drain Ipp	IPD.	14	•	16	- 16	-	- 16	-	- 16	16	- 16	1	16	mAde	-		_		_	_					1.4			<	

MC3151, MC3051 (continued)

*Momentary ground before making measurement. If pin number appears in other column, it should be returned to voltage.

OPERATING CHARACTERISTICS

High state data must be present 12 ns prior to the fall of the clock and remain 5.0 ns after the clock signal rises. Negative edge triggering: When the clock goes from the high state to the low state, the information in the input steering section is transferred to the bistable section.

The direct SET and RESET inputs may be used any time, regardless of the state of the clock. If these inputs are not used THEY MUST BE TIED to a voltage between 2.0 and 5.5 Vdc.

Unused Inputs:

JK input MUST be in the high state to enable the clocked inputs. When the JK input is not used, it should be tied to a voltage between 2.0 and 5.5 Vdc.

Unused J inputs should be tied to used J inputs, the used JK input, Q, or a voltage between 2.0 and 5.5 Vdc. Unused K inputs should be tied to used K inputs, the used JK input, Q, or a voltage between 2.0 and 5.5 Vdc. Unused SET and RESET inputs MUST be tied to a voltage between 2.0 and 5.5 Vdc.



MC3151, MC3051 (continued)

OPERATING CHARACTERISTICS (continued)



FIGURE 2 – SWITCHING TIME TEST CIRCUIT (For J inputs and RESET input; to test other inputs, refer to Test Procedures Chart)

VOLTAGE WAVEFORMS AND DEFINITIONS



	INPUT							FS (ns
TEST	J**	J** SET** RESET** K** Q** Q**						Max
*Set "1" J	8	2.4 V	F	Grid	G	н	-	12
^t Hold ''1'' J	c	2.4 V	F	Gnd	G	н	-	0
¹ Set "0" J	D	2.4 V	F	Gnd	≤ 0.4 V	≥2.4 V	-	12
^t Hold "0" J	E	2.4 V	F	Gnd	≤ 0.4 ∨	≥2.4 ∨	1	0
¹ Set "1" K	Gnd	F	2.4 V	В	н	G	-	12
^t Hold "1" K	Gnd	F	2.4 V	с	н	G	-	0
¹ Set "0" K	Gnd	F	2.4 ∨	D	≥ 2.4 ∨	≤0.4 ∨	~	12
^t Hold ''0'' K	Gnd	F	2.4 V	E	≥ 2.4 ∨	≤0.4 ∨	-	0
'pd ''1''			rom CLOCH					18
^t pd ''0''			rom CLOCI					18
⁴ ed ''1''			rom SET to rom RESET					18
fed ''0''			rom SET to					18

** Letters shown in these columns refer to waveforms at the left.