MC3100/MC3000 series

MC3152F • MC3052F MC3152L • MC3052L,P

This is a master-slave J-K flip-flop that triggers on the positive edge of the clock. The flip-flop has an AND input configuration consisting of two J-inputs and a J-input ANDed together and two K-inputs and a K-input ANDed together. An enable input (JK) is also provided consisting of an additional J and K input internally connected together. This input provides gating in additional to the clock for the clocked inputs (J, K and K) or an additional logic input (JK) for use in counters or certain other applications. A direct SET and RESET are provided to enable presetting data into the flip-flop such as initial conditions. The direct SET and RESET control the operations of the flip-flop regardless of the state of the clock.

Information is normally applied to, or changed at, the clocked inputs while the clock is in the high state, since the inputs are inhibited under this condition. Information may be stored in the master flip-flop section when the clock goes low. Once input data has been stored in the master flip-flop section it cannot be removed (or changed) by means of the clocked inputs. The direct SET or RESET provide the only means of removing previously stored information. The state of the master flip-flop is transferred to the slave flip-flop section on the positive transition of the clock and the outputs respond accordingly. The flip-flop can be set or reset directly by applying the low state to the direct SET or RESET inputs.





See General Information section for packaging.

| CTERISTICS | | - 625 | -00- | 8 | ITT | $\left(\right)$ | 2- | I 0 | 9 | | | 0 | @ Test | | | mA | | EST CL | IRREN | LIOV/ | 120 | VALUES Volts | | | | | | |
|--|---|---|--------|-----------------|---------------------------------------|------------------|---------|----------|-------|--------------------|---------------------------------------|---------------|------------------|-------------------|------|-------------------|--------|--------|------------------|---------|-------|--|----------|----------------------------------|--------------------|----------|----------|--|
| | 5 | CLOCK | | Å | 4 | | | | | | | Tem | Temperature | | | <u>_</u> | - | | H_ | | × | V _{RH} | >" | V _{max} V _{CC} | Vcc VccL VccH | < CO | | |
| | | ۲r | ¥ | | + | (| | | | | M | MC3159 | -55.0 | | -2.0 | | | | 2.0 | 0.4 2 | 2.4 | 4.0 | F | - 5.0 | 0 4.5 | 2.5 | | |
| | | ¥ | | | Л | | ¥ | 0 B | 60 | | | | +125°C | | + | + | 1 | 0.8 | 1.8 | 0.4 2.4 | 4 | 4.0 | + | | | | 1 | |
| | | | | | Ц | | | ٦ | | | |) | 0°C | | 1 | - | | 1.1 | 2.0 0.4 2.5 | 0.4 2 | 2 | 4.0 | ŀ | - 5.0 | 0 4.75 | 5 5.75 | La | |
| | | RESE | | | | | 1 | | | | W | MC3052 | +25°C | C 20 | -2.0 | 1.0 | 0 -10 | 1.1 | 1.8 | 0.4 2 | 2.5 | 4.0 | 2 | 7.0 5.0 | 0 4.75 | 5 5.75 | 1.0 | |
| | | | | | | | | ļ | | | | | +75°C | C 20 | -2.0 | - | | 0.9 | 1.8 (| 0.4 2 | 2.5 | 4.0 | H | 5.0 | 0 4.75 | 5 5.75 | | |
| | | Pin | -55°C | ° C31 | 152 Test + 75°C | 5 | +195°C | 1 | MC3(| 052 Test + 75°r | -년: | hits +75°C | - | | | TEST (| CURREN | IT/VO | TAGE | APPLIE | DIOF | TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW: | ED BEL | :MC | | | | |
| | Symbol | Test | | Aax A | Min Max Min Max | | Min Max | Min | Max | Min Max | | XeM niM | x Unit | t ¹ ot | HO | s | _0 | ν. | -V _{IH} | Υ 1 | V,R | V _{RH} | Vmax | v vcc V | c V _{ccl} | L VccH | 4 | Gnd |
| Input Forward Current | IFJ | 4 12 | | -1.5 | ++ | -1.5 - | -1.5 | 1 1 | -1.5 | | -1.5 | 1.5 | 5 mAdc 5 mAdc | | | | | | | 4 12 | | 1,12 | | | | | | 5,7,9,13 5,7,9,13 |
| | ^I FK | 311 | | -1.5 | | -1.5 - | -1.5 | 1 1 | -1.5 | 177 | -1.5 - | -1.5 | 5 mAde 5 mAde | 1 1 | • • | 1.1 | | | | 3 | | 1,11 | - | | | 14 | | 2,7,9,10 |
| | $I_{F\bar{J}}$ | 5 | | -1.5 | 1 | -1.5 - | -1.5 | 1 | -1.5 | 1 | -1.5 - | -1.5 | 5 mAdc | | • | ' | ' | | | 5 | 1 | | ŀ | · | ' | 14 | | t- |
| 2 | $\mathbf{I}_{\overline{F}\overline{K}}$ | 10 | | -1.5 | 1.5 | - 2. | -1.5 | 1 | -1.5 | 1 | -1.5 - | -1.5 | -1.5 mAdc | - | ' | 1 | ' | | | 10 | | | 1 | - | Ľ | 14 | | 2 |
| | I _{FC} | 6 | - | -1.5 | 1.5 | - 2. | -1.5 | - | -1.5 | 7 | -1.5 - | 1.5 | 5 mAdc | • | ' | ' | ' | 1 | 1. | 6 | | | ŀ | - | | 14 | | 2 |
| | I _{FJK} | 1 | 1 | -3.0 | - 3. | -3.0 - | -3.0 | - | -3.0 | 1 | -3.0 - | -3.0 | 0 mAde | 1 | ' | - | 1 | , | | - | - | 3,4,11,12 | - | - | - | 14 | | 2,5,7,9,10,13 |
| | $\mathbf{I}_{F\overline{S}}$ | 2 | 1 | -4.5 | -4- | -4.5 - | -4.5 | | -4.5 | 1 | -4.5 - | 4.5 | 5 mAde | | | | | | | 5 | - | | Ľ | Ľ | - | 14 | | 7,9,13 |
| | $I_{\rm F\bar{R}}$ | 13 | | -4.5 | - 4- | -4.5 - | -4.5 | 1 | -4.5 | 1 | -4.5 - | 4.5 | 5 mAdc | 1 | ' | - - | | | 1. | 13 | - | | <u> </u> | <u> </u> . | · | 14 | | 2,7,9 |
| Leakage Current | I _{RJ} | 4 12 | | 50 | - 50 | | 50 | | 50 50 | | 50 - | 50 | µAdc µAdc | | | 1.1 | | | | | 4 12 | 5,9 | <u> </u> | | | 14 | | 1,2,7,12 1,2,4,7 |
| | IRK | 3 11 | | 50 | | 50 - | 50 | ` | 50 | 1 1 | 50 - | 50 | µAdc µAdc | | 1.1 | | • • | 1.1 | | | 33 | 9,10 9,10 | | | | 14 | | 1,7,11,13 1,3,7,13 |
| | IRJ | 2 | | 50 | ñ i | - 20 | 20 | • | 50 | , | 20 - | 20 | μAdc | • | ' | 1 | 1 | • | | | 5 | | <u> </u> | '- | | 14 | | 7 |
| | IRE | 10 | | 50 | 1 | - 05 | 50 | | 50 | | 50 . | 50 | μAde | | • | 1 | | | | - | 10 | | ŀ | | 1 | 14 | 1 | 2 |
| | IRC | 6 | | 50 | 1 | 50 - | 50 | | 50 | 1 | 50 - | 50 | μAdc | | | - | | | | | 6 | | Ľ- | - | <u> '</u> | 14 | , | 1 |
| | IRJK | 1 | 1 | 100 | - 10 | - 001 | 100 | , | 100 | - | - 001 | - 100 |) µAdc | 1 | • | - | 1 | | | 1. | - | 5,9,10 | - | - | - | 14 | • | 3,4,6,7,8,11,12 |
| | I _{RS} | 2 | | 150 | - 16 | 150 - | 150 | | 150 | - | 150 - | 150 | D µAdc | - | • | | • | • | | - | 2 1 | 1,4,10,12,13 | 13 . | H | - | 14 | 6 | 3,5,7,11 |
| | IRE | 13 | 1 | 150 | - 16 | 150 - | 150 | | 150 | - | 150 - | 150 |) µAde | | | | | 1 | , | , | 13 | 1,2,3,5,11 | - | Ľ | ' | 14 | 6 | 4,7,10,12 |
| Breakdown Voltago | BVin | 4 11 2 13 2 13 2 13 2 2 1 2 2 2 2 2 2 2 2 | | 1.1.1.1.1.1.1.1 | ۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰ | | | | | 2. 2. | | | Adc | | | 4 2 8 1 - 8 8 6 6 | | | | | | 5,9 5,9 9,10 9,10 9,10 1,4,10,12,13 1,2,3,5,11 | 133 | | | 14 | 11110011 | $\begin{array}{c} 1,2,7,12\\ 1,2,4,7\\ 1,7,11,13\\ 1,3,7,13\\ 3,4,6,7,8,11,12\\ 3,5,7,11\\ 4,7,10,12\\ 7\\ 7\end{array}$ |
| Clamp Voltage | ^V D | 01 91 02 13 3 15 4 10 0 1 3 13 3 15 4 10 | | | · · · · · · · · · · · · · · · · · · · | ، ۱۰۱۱۱۱۱ رو | | | | • | · · · · · · · · · · · · · · · · · · · | | - Adc | | | 2 | | | | + | | | | | | • | | |
| Output Output Voltage | VoL | 6 13 | | 4 .00 | 4.00 | 44 | - 4.0 | | - 0.4 | , , | 4.0 | 4.00 | Vdc | 1 00 | · · | | | 130 | 1 01 | | | , , , | | | 14 | | | 6,5 |
| | V _{OH} | 98 | | - | - | 2.4 | - | 5.2 | | 2.5 | 2.5 | - | | - | 600 | | | 13 2 | 13 | | | | - | 1 | - 14 | | | 7,9 |
| Short-Circuit Current | Isc | 98 | -40 -1 | -100 - | -40 -100 -40 -100 | | -100 | | -100 | -40 -1 | -100 -40 | 0 -100 | | | • • | | | 1.1 | | | | 1.1 | | | | 14 14 | 1.1 | 2,6,7 7,8,13 |
| Power Requirements (Total Device) Maximum Power Current | Imax | 14 | 1 | . 1 | - 42 | | 1° | • | | | 42 - | • | mAdc | | , | 1 | | 1 | , | | · · · | | | 14 - | | 1 | 1 | 1,2,3,4,5,7,9,10,11,12,13 |

MC3152, MC3052 (continued)

ELECTRICAL CHARACT

OPERATING CHARACTERISTICS

Data should be present prior to the negative clock transition. If data is changed from a "1" to a "0" while the clock is in the low state, the flip-flop will not recognize this new data state.

The application of a low level to the SET input sets Q high and low level on the RESET input resets Q low. These functions may be performed at any time without regard to the clock area.

Positive edge triggering — When the clock goes from the low to the high state, the information stored in the master flip-flop section is transferred to the slave flip-flop section thus appearing at the outputs. When the clock is in the high state, the inputs are inhibited.

Unused J, K, and JK inputs should be tied together with used inputs, to the internally connected output, or to a voltage between 2.0 and 5.5 Vdc. The unused \overline{J} and \overline{K} inputs must be tied to ground. The unused \overline{SET} and \overline{RESET} inputs should be tied to a voltage between 2.0 and 5.5 Vdc.



MC3152, MC3052 (continued)

OPERATING CHARACTERISTICS (continued)



FIGURE 2 - SWITCHING TIME TEST CIRCUIT (For J inputs and RESET input; to test other inputs, refer to Test Procedures Chart)



VOLTAGE WAVEFORMS AND DEFINITIONS

LIMITS (ns)

Min Max

15

-30

15

-30

- 3.0

15

-3.0

25

8 20

14 28

_ 18

0. õ.

н G

224V 504V

7

Gne

Gnd ≥2.4 V ≤0.4 V

£

ĸ

God Gnd ≤0.4 V >24

с Gnd н G

8

24 V Gnd G н -15

24 V Gnd ≤0.4 V 224

2.4 V

2.4 V o