

MC3100/MC3000 series

DOUBLE-EDGE-TRIGGERED MASTER-SLAVE TYPE D FLIP-FLOP


MC3153F • MC3053F MC3153L • MC3053L,P

This double-edge-triggered master-slave type D flip-flop accepts data on the rising clock edge and transfers it to the output when the clock input changes back to the logic "O" state. A 4-wide, 2-2-2-3 input AND-OR gate is internally connected to the D input of the flip-flop. This makes the device useful in forming shift registers using one package per bit.






LOW LEVEL "AND-OR-INVERT" GATE




See General Information section for packaging information.

LOW-LEVEL "NAND" GATE



HIGH LEVEL "AND-OR-INVERT" GATE



ELECTRICAL CHARACTERISTICS


Test procedures are shown for only one of the input AND gates. Furthermore only one input on the AND gate is tested. To complete testing, test other gates and inputs in the same manner.

				47	7															12	TEST VOLTAGE/CURRENT VALUES	RENT	VALUE	S				-	-	
			,	7	5	SII	9	0 0						@			mAdc	ပ					Vdc							
				Ц,	7	1		-						Tempe	Temperature	101	НО	_ <u>:</u> =	٩	V _F	V _{II}	> H	>"	V _{RH}	Vcc	VccL	V _{CCH} V _{max}	max		
				24	\downarrow	_		_						•	_55°C	20.0	-1.6	,	'	0.4	1.1	2.0	2.4	4.0	5.0		5.5	,		
				6			ပ္	0 -8					MC3153	~		20.0	-1.6	1.0	-10	0.4	1.1	1.8	2.4	4.0	5.0	4.5 5	5.5	7.0	-	-
														+		20.0	-1.6	i	,	0.4	9.0	1.8	2.4	4.0	5.0	4.5 5	5.5	,		
														_	000	20.0	-1.6	,	1	0.4	1.1	2.0	2.5	4.0	5.0	4.75 5.	5.25		_	
												_	MC3053	~	+25°C	20.0	-1.6	1.0	-10	0.4	1.1	1.8	2.5	4.0	5.0	4.75 5.	5.25 7	7.0		
														-1	+75°C	20.0	-1.6	•	,	0.4	6.0	1.8	2.5	4.0	5.0 4	4.75 5	5.25			
		Pin		¥	3153	MC3153 Test Limits	imits				MC3C)53 Te	MC3053 Test Limits	its				TEST	7 VOL	'AGE/	FEST VOLTAGE/CURRENT APPLIED TO PINS LISTED BELOW	TO P	INS LI	STED B	SELOW:					
		<u> </u>		50	-	+25°C		+125°C		္ .	+7	<u>ي</u> د	+75°C	့်:	:	-	-	-	-	>	>	>	>	>	>	>	^		:	*
Characteristic	Symbol	lest	Min	nax n		Min Max	Will	Max		Min Max	Ē	Max	Min Max	Max	ŧ.	0.1	P	. <u>s</u>	٥	-	11	=	. R	RH	ğ	D D	E	-	1	2
Input			-	_	_																				_	-		-		
Forward Current Data Clock	Į,	1 6	1 1	-1.6	9 73	-1.6	1 1	-1.6	10.0	-1.6	1.1	-1.6	1.1	-1.6	mAdc mAdc	1.1		.1 .1	1.1	- 6		1.1	1.1	20 1	- i i	1.1	14 4	1 1		
Reverse Current Data Clock	T _R	1.6	1 1	40	1 1	048	1 1	40 80	1 1	40	1,1	40 80	1 1	08	μAdc	, ,	1 1	1.1	1 1	1.1	1.1	1.1	16	1.1	1 1	. ,	14	1.1	- 1	2,7*
Breakdown Voltage Data Clock	BVin	16	1 1	1.1	5.5	1.1	11	1.1		11	5.5	. 1 1	1 1		Vdc	1 1	1 1	1 9		1		1.1	1.1			1.1	14	1 1	2	2,7*
Clamp Voltage Data Clock	o N	16	1.1	1 1	1 1	-1.5	1 1	1.1	1.1	1 1	-1.5				Vdc	1 1	1.1	1.7	16	, 1.1		11	1 1		11	14 14	1.1			-1-1
Output Voltage	v _{oL}	9	. 1	0.4	1	9.4	'	6.4	1	0.4	-11	0.4	,	0.4	Vdc	9	1	1	,	'	1,2,3,4,5,	11	1	1		14	-	1	6	<u></u>
		∞	<u>.</u>	0.4	.1	0.4	1	0.4		0.4	,	0.4	,	9.4	Vdc	80		1	,	,	11	12,13		1	,	14	1	,	6	2
	МОЛ	9 8	2.4	1 1	2.2	.1 1	2.2	1 1	2.5	1 1	2.5	1.1	2.5		Vdc		9 8	1 1	1.1	1.1	3,4,5,10,11,12,13	1,2		17		41	1 1	1.1	66	22
Power Requirements (Total Device) Maximum Power	Imax	14	1			39	,	. 1		1	1	39	,		mAdc		,	1	-	-		,	1	,	,	. 1	,	14	7.1	**
Supply Current	IPDH	14	1	30	1	30	1	30	1	30		30	1	30	mAdc	,		1	Γ	1	,	1	1	•	,		14	,	,	-
*Other input pins grounded.	nded. prior to tak	ing meas	sureme		set fli,	to set flip-flop in the desired state.	in the	desir	ed stat	نه		Dat	Data Present	Data Present	r															
														TANA I																

0.4 V ==

OPERATING CHARACTERISTICS

Data present at the D inputs 20 ns prior to and 5.0 ns following the rising edge of the clock pulse is stored in the flip-flop until the clock falling edge, when it is transferred to the outputs. The data may change any time except between the setup time (20 ns) and the hold time (5.0 ns) without affecting the outputs.



-30 ns U. V Setup "1" w **TEST PROCEDURES CHART** 5.0 ns-INPUT thold "1" TEST SYMBOL ā LIMIT Ω D 3.0 V 35 ns Turn-On Delay z Y tpdz Q X max. 20 ns tSetup "0" Turn-Off Delay ā z 35 ns tpd+ 5.0 ns w a max. 2.4 V Toggle Frequency ā fTog 20 MHz 0 min. tod-*D Input connected to Q output. **Output must change state with each input pulse. 2.4 V

Gnd

tpd+

VOLTAGE WAVEFORMS AND DEFINITIONS

APPLICATIONS INFORMATION

LOGIC DESCRIPTION

This flip-flop performs the D function, with input logic defined by the following equation:

The operation of the flip-flop is as follows (refer to Figure 1). Assume Q is "0". To set a "1" on the Q output, "1" must be applied to all the inputs on either gate A, B, C, or D. When the clock goes high, a "0" appears on the output of gate G and a "1" appears on the output of gate H. However, because the other input to gate J comes from gate F, the output of J remains "0", and because of the input from gate G to gate I, the output of gate I remains "O". When the clock goes low, the outputs of gates E and F go to "1". Thus gate J now has a "1" applied to both inputs and its output goes to "1". Since gate L now has a "1" applied to it, its output goes to "O", and this is coupled to gate K, which now has zero applied to both inputs causing it to go to a "1". The flip-flop has now switched and Q is a "1". Setting a "0" on the output may be followed through in a similar fashion.

SYSTEM SKEW

Clock skew in a system is one of the most difficult problems that the system designer must solve. Consider the clock driver circuitry shown in Figure 2. Clock skew between C1 and C2 could be caused by a number of factors, including unequal loading, unequal wiring distances, and different turn-on and turn-off times between clock line driver gates that may be in the circuit between C1 and C2. Most flip-flops that are presently available in integrated form do not allow the system designer to control the amount of skew in the system. With the MC3153/3053, system clock skew can be adjusted.

Three basic types of flip-flops are now in use: (1) the chargecontrolled flip-flop, (2) the edge-triggered flip-flop, and (3) the master-slave flip-flop. Figure 2 is an example of a system in which the clock skew problem is encountered. The direct-coupled shift register can be made with the two most common types of flipflops - the negative-edge-triggered flip-flop or the master-slave flipflon.

When negative-edge-triggered flip-flops are used to implement the shift register of Figure 2, the maximum allowable clock skew, Figure 3A, is the propagation delay from the falling edge of the clock to the output of flip-flop A minus the hold time of flip-flop B. It should be noted that the maximum propagation delay time and the minimum hold time from data sheets may not be used to calculate maximum allowable clock skew. Instead, the minimum propagation delay and maximum hold times must be used to calculate maximum clock skew to insure proper system operation over the entire temperature and power supply variations expected.

If the shift register of Figure 2 is constructed with master-slave flip-flops, the maximum allowable clock skew, Figure 3B, is the propagation delay from the falling edge of the clock to the output of flip-flop A plus the time required to transfer and latch the information into the master portion of flip-flop B. The minimum propagation delay and latch times must be used in calculating the maximum clock skew to guarantee proper system operation.

By using MC3153/3053 double-edge-triggered master-slave type D flip-flops in the circuit of Figure 2, the maximum clock skew, Figure 3C, is the propagation delay from the falling edge of the clock to the output of flip-flop A minus the hold time of flip-flop B plus the clock pulse width. In this case, minimum propagation delay and maximum hold time must be used in the skew calculations. However, since the clock pulse width is part of the clock skew calculation, system clock skew can be adjusted to any value the system designer feels necessary to insure proper operation of the system simply by adjusting the clock pulse width. The ability to adjust clock skew is a feature that cannot be stressed too highly because it gives the system designer freedom from maximum allowable clock skew restrictions.

It should be noted in Figure 3C that the maximum clock frequency for the MC3153/3053 is the reciprocal of the propagation




FIGURE 1 - DOUBLE-EDGE-TRIGGERED MASTER-SLAVE TYPE D FLIP-FLOP

delay plus the hold time plus the system skew. Therefore, as the clock pulse width is increased to provide clock skew adjustment, the maximum operating frequency is reduced.

INPUT LOGIC UTILIZATION

The input logic available on the MC3153/3053 makes this flipflop a very powerful logic block. Figure 4 shows four MC3153/3053's wired together to form a universal, clocked, shift register with the following features: (1) serial data entry and shift right, (2) parallel data entry, (3) shift left, and (4) hold the information (store). Since the $\overline{\bf Q}$'s are also available, a one's complement could be formed by entering each $\overline{\bf Q}$ back into its flip-flop. In this shift register, four MC3153/3053's replace four type D flip-flops of another type plus 4-wide AND-OR-INVERT gates.

FIGURE 2 - DIRECT-COUPLED SHIFT REGISTER





FIGURE 3 - CLOCK SKEW WAVEFORMS






FIGURE 4 ~ UNIVERSAL CLOCKED SHIFT REGISTER