Power Management and Interface IC for Smartcard Readers and Couplers

The MC33560 is an interface IC for smartcard reader/writer applications. It enables the management of any type of smart or memory card through a simple and flexible microcontroller interface. Moreover, several couplers can be coupled in parallel, thanks to the chip select input pin (pin #5). The MC33560 is particularly suited to low power and portable applications because of its power saving features and the minimum of external parts required. Battery life is extended by the wide operating range and the low quiescent current in stand by mode. A highly sophisticated protection system guarantees timely and controlled shutdown upon error conditions.

- 100% Compatible with ISO 7816–3 Standard
- Wide Battery Supply Voltage Range: $1.8V < V_{BAT} < 6.6V$
- Programmable V_{CC} Supply for 3V or 5V Card Operation
- Power Management for Very Low Quiescent Current in Stand By Mode (30µA max)
- Microprocessor Wake-up Signal Generated Upon Card Insertion
- Self Contained DC/DC Converter to Generate V_{CC} using a Minimum of Passive Components
- Controlled Power Up/Down Sequence for High Signal Integrity on the Card I/O and Signal Lines
- Programmable Card Clock Generator
- Chip Select Capability for Parallel Coupler Operation
- High ESD Protection on Card Pins (4kV, Human Body Model)
- Fault Monitoring VBATlow, VCClow and ICClim
- All Card Outputs Current Limited and Short Circuit Protected
- Tested Operating Temperature Range: -25°C to +85°C Figure 1. Simplified Functional Block Diagram





ON Semiconductor Formerly a Division of Motorola http://onsemi.com



PIN CONNECTIONS

| PGND | 1 | 24 | ILIM |
|----------|----|----|--------|
| PWRON | 2 | 23 | VBAT |
| INT | 3 | 22 | L1 |
| RDYMOD | 4 | 21 | C4 |
| CS | 5 | 20 | C8 |
| RESET | 6 | 19 | CRDC8 |
| 10 | 7 | 18 | CRDCON |
| INVOUT | 8 | 17 | CRDDET |
| ASYCLKIN | 9 | 16 | CRDC4 |
| SYNCLK | 10 | 15 | CRDCLK |
| CRDIO | 11 | 14 | CRDRST |
| CRDGND | 12 | 13 | CRDVCC |

A

(Top View)

ORDERING INFORMATION

| Device | Package | Shipping |
|--------------|----------|------------------|
| MC33560DW | SO–24WB | 30 Units/Rail |
| MC33560DWR2 | SO-24WB | 1000 Tape & Reel |
| MC33560DTB | TSSOP-24 | 62 Units/Rail |
| MC33560DTBR2 | TSSOP-24 | 2500 Tape & Reel |

MAXIMUM RATINGS (Note 1)

| Rating | Symbol | Value | Unit |
|---|--------------------------------------|------------------------------------|------------|
| Battery Supply Voltage | V _{BAT} | 7 | V |
| Battery Supply Current | IBAT | ± 200 | mA |
| Power Supply Voltage | VCC | 6 | V |
| Power Supply Current | ICC | ± 150 | mA |
| Digital Input Pins (2, 4, 5, 6, 7, 9, 10, 17, 18, 20, 21) | V _{IN} I _{IN} | − 0.5 to VBAT + 0.5 but < 7 ± 5 | V mA |
| Digital Output Pins (3, 4, 8) | Vout Iout | - 0.5 to VBAT + 0.5 but < 7 ±10 | V mA |
| Card Interface Pins (11, 13, 14, 15, 16, 19) | VCard ICard | - 0.5 to VCC + 0.5 ± 25 | V mA |
| Coil Driver Pin (22), ILIM (pin 24) Power Ground (pin 1) | ١L | ± 200 ± 100 | mA |
| ESD Capability: (Note 2) Standard Pins (2, 3, 4, 5, 6, 7, 8, 9, 10, 17, 18, 20, 21, 22, 23, 24) Card Interface Pins (11, 13, 14, 15, 16, 19) | VESD | 2 | kV kV |
| SO–24WB Package: Power Dissipation @ T _A = 85 °C Thermal Resistance Junction to Air | P _{Ds} R _{θJAs} | 285 140 | mW °C/W |
| TSSOP–24 Package: Power Dissipation @ T _A = 85 °C Thermal Resistance Junction to Air | P _{Dt} R _{θJAt} | 220 180 | mW °C/W |
| Operating Ambient Temperature Range | Т _А | - 40 to + 85 | °C |
| Operating Junction Temperature Range | Тj | – 40 to + 125 | °C |
| Max. Junction Temperature (Note 3) | T _{Jmax} | 150 | °C |
| Storage Temperature Range | T _{stg} | - 65 to + 150 | °C |

Note 1: Maximum electrical ratings are those values beyond which damage to the device may. $T_A = 25^{\circ}C$

Note 2: Human body model, $R = 1500\Omega$, C = 100pF

Note 3: Maximum thermal rating beyond which damage to the device may occur

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation, input and output voltages should be constrained to the ranges indicated in the recommended operating conditions.

ELECTRICAL CHARACTERISTICS These specifications are written in the same style as common for standard integrated circuits. The convention considers current flowing into the pin (sink current) as positive and current flowing out of the pin (source current) as negative. (Conditions: $V_{BAT} = 4V$, $V_{CC} = 5V$ nom, PWRON = V_{BAT} , operating mode, $-I_{CC} = 10$ mA, $-25^{\circ}C \le T_A \le 85^{\circ}C$, $L_1 = 47\mu$ H, $R_{LIM} = 0\Omega$, CRDVCC capacitor=10 μ F, unless otherwise noted.)

| Characteristic | Symbol | Min | Тур | Max | Unit |
|--|-------------------|------------|-------------------|------------|------|
| BATTERY POWER SUPPLY SECTION | | | | | |
| Supply Voltage Range normal operating range extended operating range (Note 4) | | 2.2 1.8 | | 6.0 6.6 | V |
| MC33560 Stand By Quiescent Current PWRON = GND, CRDCON = GND, ASYCLKIN = GND, V _{BAT} = 6V, all other logic inputs and outputs open | I _{oBAT} | | | 30 | μs |
| DC Operating Current $-I_{CC} = 10mA$; $V_{CC} = 5V, V_{BAT} = 6V$ | IBATop | | | 12.5 | mA |
| V _{BAT} undervoltage detection: Upper Threshold Lower Threshold Hysteresis | | | 1.6 1.4 0.2 | | V |

Note 4: See figures 2 and 3.

V_{CC} = 5V NOMINAL POWER SUPPLY SECTION

| Characteristic | Test Conditions | Symbol | Guaranteed Limits | | | |
|--|---|-----------------------|-------------------|------------|-----------------------|---------|
| | | | Min | Тур | Мах | 1 |
| Output Voltage | $\begin{array}{l} 2.2 V \leq V_{BAT} \leq 6 V \\ 1 mA \leq -I_{CC} \leq 25 mA \\ 3.0 V \leq V_{BAT} \leq 6 V \\ 1 mA \leq -I_{CC} \leq 60 mA \end{array}$ | Vcc | 4.75 4.60 | 5.0 5.0 | 5.25 | V |
| Card V _{CC} Undervoltage Detection: Upper Threshold Lower Threshold Switching Hysteresis | (RDYMOD output) (see table 4) | Vt5h Vt5l VhyS5 | 4.2 120 | 4.5 180 | V _{CC} -0.14 | V mV |
| Peak Output Current | V _{CC} = 4V, internally limited (RDYMOD = L) | ^{–I} CClim | 80 | | | mA |
| Current limit time-out | $V_{CC} = 4V$ | td | | 160 | | ms |
| Start-up Current | $V_{CC} = 2V; 0^{\circ}C \text{ to } +85^{\circ}C$ -40°C to 0°C | ^{-I} CCst | 80 50 | | | mA |
| Low Side Switch Saturation Voltage | IL = 50mA, pin 22 | V _{sat22} | | 100 | 160 | mV |
| Rectifier on Saturation Voltage | IL = 50mA, pin 22 to pin 13 | V _{Fsat22} | | 400 | 520 | mV |
| Converter Switching Frequency | T _A = 25 °C | f _{sw} | | 120 | | kHz |
| Shut Down Current (Card access deactivated) | PWRON = GND, V _{CC} = 2V | ISD | 80 | | | mA |

 V_{CC} = 3V NOMINAL POWER SUPPLY SECTION (V_{BAT} = 2.5V, $-I_{CC}$ = 5mA)

| Characteristic | Test Conditions | Symbol | Gu | Guaranteed Limits | | Unit |
|--|--|---|--------------|-------------------|----------------------|---------|
| | | | Min | Тур | Max | 1 |
| Output Voltage | $\begin{array}{l} 2.2V \leq V \ \text{BAT} \leq 6V \\ 1\text{mA} \leq -I_{CC} \leq 10\text{mA} \\ 2.5V \leq V_{BAT} \leq 6V \\ 1\text{mA} \leq -I_{CC} \leq 50\text{mA} \end{array}$ | Vcc | 2.75 2.60 | 3.0 3.0 | 3.25 3.40 | V V |
| Card V _{CC} Undervoltage Detection: Upper Threshold Lower Threshold Switching Hysteresis | (RDYMOD output) (see table 4) | V _{T3H} V _{T3L} V _{HYS3} | 2.4 80 | 2.7 110 | V _{CC} -0.1 | V mV |
| Start–up Current Shut Down Current (Card access deactivated) | V _{CC} = 2V PWRON = GND, V _{CC} = 2V | ^{–I} CCst ISD | 50 50 | | | mA |

APPLICATION INTERFACE DC SECTION (V_{BAT} = 5V)

| Characteristic | Test Conditions | Symbol | Guaranteed Limits | | | |
|---|---|-------------------|--|-----|--|----|
| | | | Min | Тур | Max | 1 |
| Input High Threshold Voltage (increasing) | pins 2, 4, 5, 6, 10, 17 | VIH | 0.55*V _{BAT} | | 0.65*V _{BAT} | V |
| Input Low Threshold Voltage (decreasing) | pins 2, 5, 6, 10 pin 17 pin 4 | VIL | 0.3*V _{BAT} 0.2*V _{BAT} 0.3*V _{BAT} | | 0.45*V _{BAT} 0.40*V _{BAT} 0.5*V _{BAT} | V |
| Switching Hysteresis | pins 2, 4, 5, 6, 10, 17 | VHYST | 0.06*V _{BAT} | | 0.3*V _{BAT} | V |
| Threshold Voltage | pin 9 pin18 | VTH | 0.5*V _{BAT} 0.4*V _{BAT} | | 0.6*V _{BAT} 0.6*V _{BAT} | V |
| Pull-down resistance | V _{IN} = V _{BAT} –1V, pin 2, 6, 7, 10 | R _{down} | 120 | 240 | 500 | kΩ |
| Pull-up resistance | V _{IN} = 0.5V, pin 3, 4, 5 | R _{up} | 120 | 240 | 500 | kΩ |
| Output High Voltage | $I_{OH} = -2.5\mu A, \text{ pin 3, pin 4 for } \overline{CS} = H$ $I_{OH} = -50\mu A, \text{ pins 7, 20,21}$ $I_{OH} = -0.2m A, \text{ pin 8}$ $\text{pin 4 (in output mode)}$ | VOH | V _{BAT} –1 | | | V |
| Output Low Voltage | I _{OL} = 1.0 mA, pins 7, 20, 21 I _{OL} = 0.2mA, pins 3, 4, 8 | VOL | | | 0.4 | V |
| Input Leakage Current | V _{IN} = 2.5V, CS = H, pins 9, 17, 18, 20, 21 | +/-lleak | | | 2.0 | μΑ |

CARD INTERFACE DC SECTION ($V_{BAT} = 5V$)

| Characteristic | Test Conditions | Symbol | Guaranteed Limits | | nits | Unit |
|---|---|-----------|----------------------|-----|------|------|
| | | | Min | Тур | Мах | |
| Output High Voltage | l _{OH} = –20μA, pin 11, 16, 19 l _{OL} = 0.2mA, pins 14, 15 | VOH | V _{CC} –0.9 | | | V |
| Output Low Voltage | I _{OL} = 1mA, pins 11, 16, 19 I _{OL} = 0.2mA, pins 14, 15 | VOL | | | 0.4 | V |
| I/O Pull–up resistance, operating mode, CS =L, PWRON =H | V _{OL} = 0.5V, pin 11, 16, 19 | | | 18 | | kΩ |
| Card pins security voltage (Card access deactivated) | PWRON = GND, lin=10mA, pin 11, 14, 15, 16, 19 | Vsecurity | | | 2.0 | V |

Note 5: the transistors T1 on lines IO, C4 and C8 (see figure 24) have a max Rdson of 250Ω .

DIGITAL DYNAMIC SECTION (V_{BAT} = 5V, normal operating mode, Note 6)

| | | | Gu | | | |
|--|---|---|----------|-----|------------|----------|
| Characteristic | Test Conditions | Symbol | Min | Тур | Max | Unit |
| Input Clock Frequency | pin 9, duty cycle = 50% | fasyclk | | | 20 | MHz |
| Card Clock Frequency | pin 15 | fcrdclk | | | 20 | MHz |
| Card Clock Duty Cycle (Note 7) | pin 15, 50% to 50% V_{CC} , f_{i0} = 16MHz | ^r clk | 45 | | 55 | % |
| Card Clock Rise and Fall Time | pin15, 10% \leftrightarrow 90% V _{CC} | ^t rclk ^{, t} fclk | | | 10 | ns |
| I/O Data Transfer Frequency | pin [7, 11], [21, 16], [20, 19] (Note 8) | f _{io} | | 1.0 | | MHz |
| I/O Duty Cycle | pin [7, 11], [21, 16], [20, 19] (Note 8) 50% to 50% V _{CC} | r _{io} | 45 | | 55 | % |
| I/O Rise and Fall Time | pin [7, 11], [21, 16], [20, 19] (Note 8) 10% ↔ 90% V _{CC} | ^t rio ^{, t} fio | | | 150 | ns |
| I/O Transfer Time | pin [7, 11], [21, 16], [20, 19] (Note 8) 50% to 50% V _{CC} , L H, H L | t _{tr} | | | 100 | ns |
| Card Signal Sequence Interval | pin 11, 14, 15, 16, 19, V _{CC} power up/down | ^t dseq | | 0.2 | 1.0 | μs |
| Card Detection Filter Time: Card insertion Card extraction | | ^t fltin ^t fltout | 50 50 | | 150 150 | μs μs |
| Internal Reset Delay | RES, V _{CC} power up/down | ^t dres | | 20 | | μs |
| Ready Delay Time | pin 4 | ^t drdy | | 1 | 2.0 | μs |
| PWRON low Pulse Width | $\overline{\text{CS}}$ = L, pin 2 | twon | 2.0 | 1 | | μs |

Note 6: Pin loading=30pF, except INVOUT=15pF

Note 7: As the clock buffer is optimized for low power consumption and hence not symmetrical, clock signal duty cycle is guaranteed for divide by 2 and divide by 4 ratio.

Note 8: In either direction

DIGITAL DYNAMIC SECTION (V_{BAT} = 5V, programming mode, Note 6)

| | | | Guaranteed Limits | | | |
|---|-----------------|-------------------|-------------------|-----|-----|------|
| Characteristic | Test Conditions | Symbol | Min | Тур | Max | Unit |
| Data Setup Time RDYMOD, PWRON, RESET, IO | pin 2, 4, 6, 7 | ^t smod | 1.0 | | | μs |
| Data Hold Time RDYMOD, PWRON, RESET, IO | pin 2, 4, 6, 7 | ^t hmod | 1.0 | | | μS |
| CS low Pulse Width | pin 5 | twcs | 2.0 | | | μs |



Figure 2. Maximum Battery and Card Supply

Figure 3. Maximum Battery and Card Supply Current vs. VBAT (V_{CC}=3V)











Figure 5. Battery Current vs. Input Clock Frequency (ICC =0, VBAT=2.5V)









Figure 9. Maximum Card Supply Current vs. RLIM (VCC = 3V, VBAT = 2.5V)

















Figure 15. Transition from 5V to 3V Card Supply



Figure 17. Overcurrent Shutoff (t_d =160ms)



Figure 16. Transition from 3V to 5V Card Supply







Figure 19. Functional Block Diagram



Table 1: PIN FUNCTION DESCRIPTION

| Pin | Symbol | Туре | Name/Function |
|------|-------------|-----------------------------|---|
| CONT | ROLLER INTE | RFACE | |
| 2 | PWRON | INPUT pull down | This pin is used to start operation of the internal DC/DC converter. In programming mode, this pin is used to set the "Output Voltage" switch. (see table 2). |
| 3 | ĪNT | OUTPUT pull up | This open collector pin indicates a change in the card presence circuit status. When a card is inserted or extracted, the pin goes to logic level "0". The signal is reset to logic level "1" upon the rising edge of \overline{CS} or upon the rising edge of PWRON. In the case of a multislot application, two or more INT outputs are connected together and the microcontroller has to poll all the MC33560s to identify which slot was detected. |
| 4 | RDYMOD | I/O & pull up | This bidirectional pin has tri–state output and schmitt trigger input. * When RDYMOD is forced to 0, the MC33560 can be set to programming mode by a negative transition on CS. * When RDYMOD is connected to a high impedance, the MC33560 is in normal operating mode, and RDYMOD is in output mode (see tables 2 and 4): – With CS=L and PWRON=H, RDYMOD indicates the status of the DC/DC converter. – With CS=L and PWRON=L, RDYMOD indicates the status of the card detector. |
| 5 | CS | INPUT pull up | This is the MC33560 chip select signal. Pins 2, 6, 7, 10, 20, 21 are disabled when \overline{CS} =H. When RDYMOD=L, the MC33560 enters programming mode upon the falling edge of \overline{CS} (see figure 20) |
| 6 | RESET | INPUT pull down | The signal present at this input pin is translated to pin 14 (the card reset signal) when \overline{CS} =L. The signal on this pin is latched when \overline{CS} =H. This pin is also used in programming mode (see table 2). |
| 7 | IO | I/O | This pin connects to the Serial I/O port of a microcontroller. A bi–directional level translator adapts the serial I/O signal between the smartcard and the microcontroller. The level translator is enabled when \overline{CS} =L. The signal on thispin is latched when \overline{CS} =H. This pin is also used in programming mode. (see table 2) |
| 8 | INVOUT | CLK OUTPUT | The ASYCLKIN (pin 9) signal is buffered and inverted to generate the output signal INVOUT. This output is used for multislot applications, where the ASYCLKIN inputs and INVOUT outputs are daisy–chained (see the multislot application example in figure 33). |
| 9 | ASYCLKIN | CLK INPUT high impedance | This pin can be connected to the microcontroller master clock or any clock signal for asynchronous cards. The signal is fed to the internal clock selector circuit, and is translated to CRDCLK at the same frequency, or divided by 2 or 4, depending on programming (see table 3). |
| 10 | SYNCLK | CLK INPUT pull down | This function is used for communication with synchronous cards, and the pin is generally connected to the controller serial interface clock signal. The signal is fed to the internal clock selector circuit, and is translated to CRDCLK upon appropriate programming of the MC33560 (see table 3). When selected at programming, the signal on this pin is latched when \overline{CS} =H. |
| 20 | C8 | I/O | General purpose input/output. It has the same behavior as I/O, except for programming. It can be connected to abidirectional port of the microcontroller. The level translator is en abled when CS=L, and the signal is latched whenCS=H. (compare with pin 19) |
| 21 | C4 | I/O | General purpose input/output. It has the same behaviour as I/O, except for programming. It can be connected to a bidirectional port of the microcontroller. The level translator is enabled when \overline{CS} =L, and the signal is latched when \overline{CS} =H. (compare with pin 16) |
| CARE | D INTERFACE | | |
| 11 | CRDIO | I/O | This pin connects to the serial I/O pin of the card connector. A bidirectional level translator adapts the serial I/O signal between the card and the microcontroller (compare with pin 7) |
| 14 | CRDRST | OUTPUT | This pin connects to the RESET pin of the card connector. A level translator adapts the RESET signal driven by the microcontroller (compare with pin 6). |
| 15 | CRDCLK | OUTPUT | This pin connects to the CLK pin of the card connector. The CRDCLK signal is the output of the clock selector circuit. The clock selection is programmed using pins 2, 6 and 7 with RDYMOD forced to "0". |
| 16 | CRDC4 | I/O | General purpose input/output. It has the same behavior as CRDIO. It can be connected to the C4 pin of the card connector. |
| 17 | CRDDET | INPUT high impedance | This pin connects to the card detection switch of the card connector. Card detection phase is determined with pin 18. This pin needs an external pull–up or pull–down resistor to operate properly. |

| Pin | Symbol | Туре | Name/Function |
|------|---------------|-------------------------|--|
| CAR | D INTERFACE | | |
| 18 | CRDCON | INPUT high impedance | This pin connects to PGND or VBAT, or possibly to an output port of the microcontroller. With this pin set to a logic "0", the presence of a card is signalled with a logic "1" on pin 17. With this pin set to a logic "1", the presence of a card is signalled with a logic "0" on pin 17. |
| 19 | CRDC8 | I/O | General purpose input/output. It has the same behavior as CRDIO. It can be connected to the C8 pin of the card connector |
| CURF | RENT LIMIT AN | ND THERMAL PROT | TECTION |
| 1 | PGND | POWER | This pin is the return path for the current flowing into pin 22 (L1). It must be connected to CRDGND using appropriate grounding techniques. |
| 12 | CRDGND | POWER | This pin is the signal ground. It must be connected to the ground pin of the card connector. It is the reference level for all analog and digital signals. |
| 13 | CRDVCC | POWER | This pin connects to the V_{CC} pin of the card connector. It is the reference level for a logic "1" of pins 11, 14, 15, 16 and 19. |
| 22 | L1 | POWER | This pin connects to an external inductance for the DC/DC converter. Please refer to the description of the DC/DC converter functional block. |
| 23 | VBAT | POWER | This pin is connected to the supply voltage. Logic level "1" of pins 2 to 10, 17, 18, 20 and 21 is referenced to V_{BAT} . Operation of the MC33560 is inhibited when V_{BAT} is lower than the minimum value. |
| 24 | ILIM | POWER | This pin can be connected to the PGND pin, or to a resistor connected to PGND, or left open, depending on the peak coil current needed to supply the card. |

PROGRAMMING AND STATUS FUNCTIONS

The MC33560 features a programming interface and a status interface. Figure 20 shows how to enter and exit programming mode; table 2 shows which pins are used to access the various functions.





Table 2: PIN USE FOR PROGRAMMING AND STATUS FUNCTIONS

| | Programs CRDVCC TO 3V/5V | Select VCC ON/OFF | Select Clock Input | Program ASYCLKIN Divide Ratio | Poll Card Status | Poll CRDVCC Status |
|--------------------|------------------------------------|----------------------|-----------------------|----------------------------------|---------------------|-----------------------|
| RDYMOD (in/out) | Force to 0 | READ | Force to 0 | Force to 0 | READ | READ |
| CS (in) | rising edge | 0 | rising edge | rising edge | 0 | 0 |
| PWRON | 0/1 | 0/1 | Programs CRDVCC | Programs CRDVCC | 0 or Hi–z | 1 |
| RESET (in) | Programs CLK input/divide ratio | NOT USED | 0/1 | 0/1 | NOT USED | NOT USED |
| IO (in) | Programs CLK input/divide ratio | NOT USED | 0/1 | 0/1 | NOT USED | NOT USED |

CARD VCC AND CARD CLOCK PROGRAMMING

The CRDV_{CC} and ASYCLK programming options allow the system clock frequency to be matched to the card clock frequency and to select 3V or 5V CRDV_{CC} supply. Table 3 shows the values of **PWRON**, **RESET** and **IO** for the possible options. The default power reset condition is state 4 (synchronous clock and CRDV_{CC}=5V). All states are latched for each output variable in programming mode at the positive transition of \overline{CS} (see figure 20).

| STATE# | PWRON | RESET | IO | CRDVcc | CRDCLK |
|--------|-------|-------|----|--------|------------|
| 0 | L | L | L | 3V | SYNCLK |
| 1 | L | L | Н | 3V | ASYCLKIN/4 |
| 2 | L | Н | Н | 3V | ASYCLKIN/2 |
| 3 | L | Н | L | 3V | ASYCLKIN |
| 4 | н | L | L | 5V | SYNCLK |
| 5 | Н | L | Н | 5V | ASYCLKIN/4 |
| 6 | Н | Н | Н | 5V | ASYCLKIN/2 |
| 7 | Н | Н | L | 5V | ASYCLKIN |

Table 3 : CARD VCC AND CARD CLOCK TRUTH TABLE

Note : Card clock integrity is maintained during all frequency commutations (no spikes).

State 4 is the default state at power on.

DC/DC CONVERTER AND CARD DETECTOR STATUS

The MC33560 status can be polled when $\overline{CS}=L$. Please consult table 2 for a description of input and output signals. The significance of the status message is described in table 4.

Table 4 : RDYMOD STATUS MESSAGES

| PWRON (input) | RDYMOD (output) | Message |
|------------------|--------------------|--------------------------|
| LOW | LOW | No card |
| LOW | HIGH | Card present |
| HIGH | LOW | DC/DC converter overload |
| HIGH | HIGH | DC/DC converter OK |

DETAILED OPERATING DESCRIPTION

INTRODUCTION

The MC33560 smartcard interface IC has been designed to provide all necessary functions for safe data transfers between a microcontroller and a smartcard or memory card.

A card detector scans for the presence of a card and generates a debounced wake–up signal to the microcontroller.

Communication and control signal levels are translated between the digital interface and the card interface by the voltage level translator, and the card clock is matched to the system clock frequency by the programmable card clock generator. The power management unit enables the DC/DC converter for card power supply, supervises the power up/down sequence of the card's I/O and signal lines, and keeps the power consumption very low in stand by mode.

All card interface pins have adequate ESD protection, and fault monitoring (VBATlow, VCClow, ICClim) guarantees hazard–free card reader operation.

Several MC33560s can be operated in parallel, using the same control and data bus, through the use of the chip select signal CS.



OPERATING MODES

The MC33560 has five operating modes:

- \cdot stand by
- · programming
- · active
- · transaction
- · idle

The transitions between these different states are shown in figure 21 above.

STAND BY MODE

Stand by mode allows the MC33560 to detect card insertion and monitor the power supply while keeping the power consumption at a minimum. It is obtained with $\overline{CS}=H$ and PWRON=L.

When the MC33560 detects a card, \overline{INT} is asserted low to wake up the Microcontroller.

PROGRAMMING MODE

The programming mode allows the user to configure the card V_{CC} and the card clock signal for his specific application. The card supply, $CRDV_{CC}$, can be programmed to 3V or 5V, and the card clock signal can be defined to be either synchronous, or asynchronous divided by 1, 2 or 4.

Programming mode is obtained with **RDYMOD=L** followed by a negative transition on \overline{CS} . The programming options are shown in table 3. Programmed values are latched on a positive transition of \overline{CS} with **RDYMOD=L**.

ACTIVE MODE

In active mode, the MC33560 is selected, the **RDYMOD** pin becomes an output, and the MC33560 status can be polled. Power is not applied to the card.

The microcontroller polls the MC33560 by asserting \overline{CS} =L and reading the **RDYMOD** pin.

If a card is present, the microcontroller starts the DC/DC converter by asserting **PWRON=H**. This starts the automatic power on sequence: when $CRDV_{CC}$ reaches the undervoltage level (VT5H or VT3H, depending on programming), the card sequencer validates **CRDIO**, **CRDRST**, **CRDCLK**, **CRDC4**, **CRDC8** pins according to the ISO7816–3 sequence (see figure 26). The MC33560 is now in transaction mode, and the system is ready for data exchange via the three I/O lines and the **RESET** line.

TRANSACTION MODE

In transaction mode, the MC33560 maintains power and the selected clock signal applied to the card, and the levels of the **IO**, **RESET**, **C4** and **C8** signals between the microcontroller and the card are translated depending on the supply voltages V_{BAT} and V_{CC} .

The DC/DC converter status can be monitored on the **RDYMOD** pin.

IDLE MODE

Idle mode is used when maintaining a card powered up without communicating with it. When an asynchronous clock is used, the selected clock signal is applied to the card

POWER DOWN OPERATION

Power-down can be initiated by the controlling microprocessor, by stopping the DC/DC converter with **PWRON=L** while \overline{CS} =L, or by the MC33560 itself when an error condition has been detected (CRDV_{cc} undervoltage, overcurrent longer than 160ms typ., overtemperature, "hot"

card extraction). The communication session is terminated in a given sequence defined in ISO7816–3.

The MC33560 then goes into active mode, in which its status can be polled.

Stand by mode is reached by deselecting the MC33560 $(\overline{\text{CS}}=\text{H})$.

FUNCTIONAL BLOCKS

CARD DETECTOR

This block monitors the card contact **CRDDET** (during insertion and extraction), filters the incoming waveform and generates an interrupt signal \overline{INT} after each change. In order to identify which coupler activated the \overline{INT} line (multicoupler application) the microcontroller scans both circuits via \overline{CS} and reads the **RDYMOD** pin.

The programming input **CRDCON** tells the level detector which type of mechanical contact is implemented (normally open or normally closed). Special care is taken to hold the current consumption very low on this part of the circuit which is continuously powered by the **VBAT** supply.

The **CRDDET** pin has high impedance input, and an external resistor must be connected to pull–up or pull– down, depending on **CRDCON**. This resistor is chosen according to the maximum leakage current of the card connector and the PCB.

The card detector has an internal 50µs debouncing delay. The micro controller has to insert an additional delay (in the ms range) to allow the card contacts to stabilize in the card connector before setting **PWRON=H**.

When the card detector circuit detects a card extraction, it activates the power–down sequence and stops the converter, regardless of the **PWRON** signal. The 50 μ s delay of the debouncer is enough to ensure that all card signals have reached a safe value before communication with the card takes place.

CARD STATUS

The controlling microprocessor is informed of the MC33560 status by interrupt and by polling. When a card is extracted or inserted, the \overline{INT} line is asserted low. The interrupt is cleared upon the rising edge of \overline{CS} or upon the rising edge of **PWRON** (\overline{INT} line set to high state).

The microprocessor can poll the status at any time by reading the **RDYMOD** pin with proper **PWRON** setting (see tables 2 and 4).

Since \overline{INT} and **RDYMOD** have a high value pull–up resistor (240k Ω typ.), their rise time can be as long as 10 μ s if parasitic capacitance is high and no other pull–up circuitry is connected.

POWER MANAGER

The task of the power manager is to activate only those circuit functions which are needed for a determined operating mode in order to minimize power consumption (see figure 19).

In stand by mode (**PWRON=L**) the power manager keeps only the "card present" detector alive. All card interface pins are forced to ground potential.

In the event of a power-up request from the microcontroller (**PWRON L** to **H** transition, \overline{CS} =L) the power manager starts the DC/DC converter. As soon as the **CRDVCC** supply reaches the operating voltage range, the circuit activates the card signals in the following sequence:

CRDVCC, CRDIO, CRDCLK, CRDC4/C8, CRDRST

At the end of the transaction (**PWRON** reset to **L**, \overline{CS} =**L**) or forced card extraction, the **CRDVCC** supply powers down and the card signal deactivation sequence takes place:

CRDR<u>ST</u>, CRDC4/C8, CRDCLK, CRDIO, CRDVCC

When \overline{CS} =L, the bi-directional signal lines (IO, C4 and C8) are put into high impedance state to avoid signal collision with the microcontroller in transmission mode.

BATTERY UNDERVOLTAGE DETECTOR

The task of this block is to monitor the supply voltage, and to allow operation of the DC/DC converter only with valid voltage (typically 1.5 V). The comparator has been designed to have stability better than 20mV in the temperature range.

DC/DC CONVERTER

Upon request from the power manager, the DC/DC converter generates the **CRDVCC** supply for the smartcard. The output voltage is programmable for 3V or 5V (see table 3) to guarantee full cross compatibility of the reader for 5V and 3V smartcards. The wide voltage supply range, $1.8V < V_{BAT} < 6.6V$, accommodates a broad range of coupler applications with different battery configurations (single cell or multiple cells, serial or parallel connections).

The **CRDVCC** is current–limited and short–circuit–proof.To avoid excessive battery loading during a card short–circuit, a current integration function forces the power–down sequence (see figure 28). To retry the session, the microprocessor works through the power on sequence as defined in the power manager section.

DC/DC Converter operating principles

The DC/DC converter architecture used in the MC33560 allows step–up and step–down voltage conversion to be done. The unique regulation architecture permits an automatic transition from step–up to step–down, and from zero to full load, without affecting the output characteristics.

DC/DC Converter Description: The converter architecture is very similar to the boost architecture, with an active rectifier in place of the diode. The switching transistor is connected to ground through a resistor network in order to adjust the maximum peak current (see figure 22). A transistor connected to the converter output (**CRDVCC**) forces this pin to a low voltage when the converter is not operating. This prevents erratic voltage supply to the smartcard when not in use.

The MC33560 has a built in oscillator; the DC/DC converter requires only one inductor and the output filtering capacitor to operate.

Step–Up Operation: When the card supply voltage is lower than the battery voltage, the converter operates like a boost converter; the active rectifier behavior is similar to that of a diode.

Step–Down Operation: When the card supply voltage is higher than the battery voltage, the rectifier control circuit puts the power rectifying transistor in conduction when the L_1 voltage reaches V_{BAT}+V_{FSAT22}. The voltage across the rectifying transistor is higher than in step–up operation. The efficiency is lower, and similar to a linear regulator.

Fault Detection: The DC/DC converter has several features that help to avoid electrical overstress of the MC33560 and of the smartcard, and help to ensure that data transmission with the smartcard occurs only when its supply voltage is within predetermined limits. These functions are:

- \cdot overtemperature detection,
- · current limitation, and

 \cdot card supply undervoltage detection.

The level at which current will be limited is defined by the maximum card supply current programmed with the external components L1 and RLIM.

The undervoltage detection levels for 3V and 5V card supply are preset internally to the MC33560.



Figure 22. DC/DC Converter Functional Block

The overcurrent and undervoltage protection features are complementary, and will shut the circuit off either if the overcurrent is high enough to bring the CRDVCC output below the preset threshold, either after 160ms (typ.)

In addition, the DC/DC converter will be allowed to start only if the battery supply voltage is high enough to allow normal operation (1.8V).

The undervoltage comparator has a hysteresis and a delay of typically 20ms to ensure stable operation. The current detector is a comparator associated with two resistors: one 2Ω attached to **PGND** and usually connected to analog ground, and a 0.5 Ω attached to **ILIM**, usually connected to ground through an external resistor to adjust the maximum peak current. The voltage developed across this resistor network is then compared to a 120mV (typical) reference voltage, and the comparator output performs a cycle–by–cycle peak current limitation by switching off the low side transistor when the voltage exceeds 120 mV.

The internal ILIMCOMP signal is monitored to stop the converter if current limitation is continuously detected

during 160ms (typical). This allows normal operation with high filtering capacitance and low peak current, even at converter start–up. As a result, a short circuit to ground on the card connector or a continuous overcurrent is reported by **RDYMOD** 160ms (typical) after power up.

Unexpected card extraction: The MC33560 detects card extraction and runs a power down sequence if card power is still on when extraction occurs. An active pull–down switch clamps CRDVCC to GND within 150 μ s (max) after extraction is detected. The external capacitors will then be discharged. With typical capacitor values of 10 μ F and 47nF as indicated in the application schematic, the time needed to discharge CRDVCC to a voltage below 0.4V can be estimated to less than 750 μ s. The total time aftercard extraction detection until CRDVCC reaches 0.4V is then estimated to 900 μ s (max). All smartcard connector contacts will be deactivated before CRDVCC deactivation. This ensures that no electrical damage will be caused to the smartcard under abnormal extraction conditions.

3V/5V programming: It is possible to set the card supply voltage to 3V or 5V at any time, before DC/DC converter start, or during converter operation. When switching from 3V to 5V, a 160ms (typical) delay blanks the undervoltage fault detection to allow filter capacitor charging.

PWM: The free–running integrated oscillator has two working modes:

• variable on-state and fixed frequency (typically 120KHz) for average to heavy loads.

• variable on-state and variable frequency for light loads. The frequency can be as low as a few kHz if no load is connected to **CRDVCC**.

The charging current of the timing capacitor is related to the V_{BAT} supply voltage, to allow better line regulation, and to increase stability.

Filtering Capacitor: A high value allows efficient filtering of card current spikes. Low values allow low start–up charging current. Care must be taken not to combine low capacitor value with high current limiting, as this can generate high ripple. Usual values range from 4.7μ F to 47μ F, depending on current limiting.

Selecting the external components L1 and RLIM: The choice of inductor L1 and resistor R4 is made by using figure 8 (5V card) and/or figure 9 (3V card) on page 8:

First, determine the maximum current that the application requires to supply to the card (ICCmax, on the y-axis)

Then, select one curve that crosses the selected ICCmax level. The curve is associated with an inductance value $(22\mu H, 47\mu H, \text{ or } 100\mu H)$.

Finally, use the intersection of the curve and the ICCmax level to find the Rlim value on the x-axis.

Good starting values are : L1 =47 μ H; R_{lim} =0.5 Ω

Note also that, for a high inductance value $(100\mu H)$, the filtering capacitor is generally charged before inductance current reaches current limitation, while for alow inductance value, the current limitation is activated after a few converter cycles.

Battery requirements: Having determined the L_1 and R_{lim} values, the maximum current drawn from the battery supply is shown by the curves in figures 6 and 7.

When the application is powered by a single 3V battery, special care has to be taken to extend its lifetime. When lithium batteries approach the end–of–life, their internal resistance increases, while voltage decreases. This phenomenon can prevent the start–up of the DC/DC converter if the current limiting is set too high, because of the filtering capacitor charging current.

CLOCK GENERATOR

The primary purpose of the clock generator module is to match the smartcard operating frequency to the system frequency. The source frequency can be provided to **ASYCLKIN** by the microcontroller itself or from an external oscillator circuit.

In programming mode (**RDYMOD=L** and \overline{CS} asserted low) the three input variables **PWRON**, **IO** and **RESET** are

used to configure the two output variables **CRDVCC** and **CRDCLK** as described in table 3. This circuit setup is latched during the positive transition of \overline{CS} .

Furthermore, in asynchronous mode the system clock frequency **ASYCLKIN** can be divided by a factor of 1, 2 or 4. The circuit controls the frequency commutation to guarantee that the card clock signal remains free from spikes and glitches. In addition, this circuit ensures that **CRDCLK** signal pulses will not be shorter than the shortest and/or longer than the longest of the clock signals present before and after programming changes .

The **INVOUT** output is provided to drive other circuits without additional load to the microprocessor quartz oscillator. It can also be used to build a local RC oscillator. This driver has been optimized for low consumption; it has no hysteresis, and input levels are not symmetrical. If the **ASYCLKIN** pin is connected to a sine wave, the duty cycle will not always be 50% at **INVOUT**.

Clock generator operating principles

Synchronous Clock: This clock is used mainly for memory cards. It can also be used for asynchronous (microprocessor) cards, allowing the use of two different clock sources. The status of **SYNCLK** is latched at **CRDCLK** when \overline{CS} goes high, so that data (the **IO** pin) and clock are always consistent at the card connector, whatever the \overline{CS} status is. When using the synchronous clock, the clock output becomes active only when the MC33560 is selected with \overline{CS} .

Asynchronous Clock: This clock is used mainly for microprocessor cards. When applied, the clock output remains active even when the MC33560 is not selected with \overline{CS} , in order to keep the microprocessor running and avoid an unwanted reset. The **ASYCLKIN** signal is buffered at the **INVOUT** pin, so that several MC33560 systems can use the same clock with one load only.

Depending on programming, the frequency is fed directly, or divided by 2 or by 4 to the **CRDCLK** pin. If the duty cycle of the applied clock signal is not exactly symmetrical, it is recommended that the clock signal be divided by two or four to guarantee 50% duty cycle.

Clock Signal Synchronization and Consistency (see figure 29). The clock divider includes synchronization logic that controls the switch from synchronous clock to asynchronous (and vice–versa), from any division ratio to any other ratio, during \overline{CS} changes and at power up. The synchronization logic guarantees that each clock cycle on the **CRDCLK** pin is finished before changing clock selection (and has always the adequate duration), regardless of the moment the programming is changed.

At power–up, when **ASYCLKIN** is selected, the clock signal at the **CRDCLK** pin has an entire length, according to the selected divide ratio, whatever the **ASYCLKIN** signal is versus the internal sequencer timing.

Figure 23. Clock Generator Functional Block



BIDIRECTIONAL LEVEL TRANSLATOR

This module (used on IO/CRDIO, C4/CRDC4, C8/CRDC8, see figure 24) adapts the signal voltage levels of the I/O and control lines between the micro controller (supplied by V_{BAT}) and the smartcard (supplied by CRDV_{CC})

When \overline{CS} is low, with **CRDVCC** on, and start sequencing completed, this module is transparent for the data, and acts as if the card was directly connected to the reader microcontroller. The core of the level shifter circuit defined for the bidirectional **CRDIO**, **CRDC4** and **CRDC8** lines consists of a NMOS switch which can be driven to the logic low state from either side (microcontroller or card). If both sides work in transmission mode with opposite phase, then signal collision on the line is not avoidable. In this case, the peak current is limited to a safe value for the integrated circuit and the smartcard.

During high–to–low transitions, the NMOS transistor impedance (T1= 250Ω max.) is low enough to charge parasitic capacitance, and have a high enough dv/dt. On low to high transition, the NMOS transistor is not active above a certain voltage, and an acceleration circuit is activated to ensure a high dv/dt.

When the chip is disabled (\overline{CS} =H) with the voltage supply CRDVCC still active, the IO, C4 and C8 lines keep their last logic state.

When the converter is off, a transistor forces the **CRDIO**, **CRDC4** and **CRDC8** lines to a low state, thus preventing any unwanted voltage level to be applied to the data lines when the card is not in use.





SECURITY FEATURES

The MC33560 has a number of unique security functions to guarantee that no electrical damage will be caused to the smartcard:

· Battery supply minimum voltage threshold

 \cdot Card supply undervoltage and overcurrent detection with automatic shutdown

· Card pin overvoltage clamp to CRDVCC

· Card presence detector for "clean" and fast shut-down

· Consistent card signal sequencing at start-up and power-down, according to ISO7816, even on error conditions

• Consistent clock signal, even when division ratio or synchronization clock signal are changed "on the fly" during a card session (see figure 29)

• Active pull-down on all card pins, including **CRDVCC**, when not in normal operating mode.

A current limiting function and an overtemperature detector are limiting power dissipation.

ESD PROTECTION

Due to the nature of smartcards, the card interface pins must absorb high ESD (Electro Static Discharge) energy during card insertion. In addition, the control circuits attached to these pins must safely withstand short circuits and voltage transients during forced card extraction.

Therefore, the MC33560 features enhanced ESD protection, current limitation and short circuit protection on all smartcard interface pins, including **C4** and **C8**.

PARALLEL OPERATION

For applications where two or more MC33560 are used, the digital control and data bus lines are common to all MC33560. Only the chip select signal, \overline{CS} , requires a separate line for each interface.

While deselected, all communication pins except **CRDCLK** will keep their logical state on the card side, and will go to high impedance mode on the microprocessor side.

Figure 33 shows a typical application of a dual card reader. This arrangement was chosen only to illustrate the parallel operation of two card interfaces in the same module. The discrete capacitor components are necessary to provide low

impedance on the supply lines **VBAT** and **CRDVCC** and to suppress the high frequency noise due to the DC/DC converter. The load resistors are external in order to adapt the sense current of the "cardpresent" switches.

MINIMUM POWER CONSUMPTION CONSIDERATIONS

All analog blocks except the V_{BAT} comparator and the card presence detector are disabled in stand by mode $(\overline{CS}=H: DC/DC \text{ converter stopped}).$

In order to maintain stand by current at a minimum value, all pins with pull–up resistance (**CS**, **INT**, **RDYMOD**) have to be kept in the high state or left open, and pins with pull–down resistance (**RESET**, **SYNCLK**, **PWRON**) have to be kept in the low state or left open. **ASYCLKIN** should not be connected to an active clock signal during stand by to avoid dynamic currents. This is valid also for **SYNCLK**, except that it can be left open.



Figure 25. Example of single sided PCB layout for MC33560



Figure 26. Card Signal Sequence During V_{CC} Power Up/Down

Figure 27. Interrupt Servicing and Polling



Figure 28. Card Signal Sequence During V_{CC} Overload and Unexpected Card Extraction



_







Figure 30. Card Reader/Writer Application

MC33560





PACKAGE DIMENSIONS

(TSSOP-24) **DTB SUFFIX** PLASTIC PACKAGE CASE 948H-01 ISSUE O



NOTES:

DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15

(0.006) PER SIDE.
 (0.006) PER SIDE.
 (0.006) PER SIDE.
 (0.006) DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED

0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
 TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

| | MILLIN | IETERS | INCHES | | |
|-----|-----------|--------|-----------|-------|--|
| DIM | MIN | MAX | MIN | MAX | |
| Α | 7.70 | 7.90 | 0.303 | 0.311 | |
| В | 4.30 | 4.50 | 0.169 | 0.177 | |
| С | | 1.20 | | 0.047 | |
| D | 0.05 | 0.15 | 0.002 | 0.006 | |
| F | 0.50 | 0.75 | 0.020 | 0.030 | |
| G | 0.65 BSC | | 0.026 BSC | | |
| Н | 0.27 0.37 | | 0.011 | 0.015 | |
| J | 0.09 | 0.20 | 0.004 | 0.008 | |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 | |
| К | 0.19 | 0.30 | 0.007 | 0.012 | |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 | |
| L | 6.40 BSC | | 0.252 BSC | | |
| Μ | 0 ° | 8° | 0° | 8° | |



J.

0.25 (0.010) Μ Ν F DETAIL E

PACKAGE DIMENSIONS



NOTES:

 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

- CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- PROTRUSION D DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

| | MILLIN | IETERS | INCHES | | |
|-----|----------|--------|-----------|-------|--|
| DIM | MIN MAX | | MIN | MAX | |
| Α | 15.25 | 15.54 | 0.601 | 0.612 | |
| В | 7.40 | 7.60 | 0.292 | 0.299 | |
| С | 2.35 | 2.65 | 0.093 | 0.104 | |
| D | 0.35 | 0.49 | 0.014 | 0.019 | |
| F | 0.41 | 0.90 | 0.016 | 0.035 | |
| G | 1.27 BSC | | 0.050 BSC | | |
| J | 0.23 | 0.32 | 0.009 | 0.013 | |
| К | 0.13 | 0.29 | 0.005 | 0.011 | |
| Μ | 0 ° | 8° | 0 ° | 8° | |
| Р | 10.05 | 10.55 | 0.395 | 0.415 | |
| R | 0.25 | 0.75 | 0.010 | 0.029 | |

ON Semiconductor and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights not the rights of thers. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

USA/EUROPE Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone:** 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax:** 303–675–2176 or 800–344–3867 Toll Free USA/Canada **Email:** ONlit@hibbertco.com

Fax Response Line*: 303–675–2167 800–344–3810 Toll Free USA/Canada *To receive a Fax of our publications

N. America Technical Support: 800-282-9855 Toll Free USA/Canada

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time) Email: ONlit–asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–8549 Phone: 81–3–5487–8345 Email: r14153@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.