

MC3100/MC3000 series

DUAL 4-INPUT "NAND" GATE (Open Collector)

MC3112F · MC3012F MC3112L · MC3012L,P



This device consists of two 4-input NAND gates with no output pull-up circuits. It can be used where the Wired-OR function is required or for driving discrete components.




Positive Logic: $6 = 1 \cdot 2 \cdot 4 \cdot 5$ Negative Logic: 6 = 1 + 2 + 4 + 5

Input Loading Factor = 1 Output Loading Factor = 10 Total Power Dissipation = 44 mW typ/pkg Propagation Delay Time = 8.0 ns typ

Pin numbers for the 54H22F/74H22F device are shown in the chart. These devices are available on special request.

DEVICE		PIN NUMBERS														
MC3112F,L/3012F,L,P	1	2	3	4	5	6	7	8	9	10	11	12	13	14		
54H22F/74H22F	1	12	з	13	14	2	11	10	6	7	14	8	9	4		

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



See General Information section for packaging.

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate. The other gate is tested in the same manner, Further, test procedures are shown for only one input of the gate under test. To complete testing, sequence through remaining inputs.

	>	5	>] 5	1	>											
	LTAG	Volts	VCEX	5.5	5.5	5.5	5.5	5.5	2 2		VCEX	1	'	•	,	1.	9	,	1	'		,
	TEST CURRENT/VOLTAGE VA		V _{RH}	4.0	4.0	4.0	4.0	4.0	TECT CLIDDENIT AND TACE ADDITED TO DINC	ALL CIED	V _{RH}	2, 4, 5				2, 4, 5		1	1, 2, 4, 5, 9, 10, 12, 13		,	
	TEST C		>"	2.4	2.4	2.4	2.5	2.5	Z.5	/ AOLINO	>"		-	,	,		-			,	-	-
			>"	9.0	0.4	0.4	0.4	0.4	0.4 DDFN1	KNEW	٧,	1	,			1	1		-	,		
			>	2.0	1.8	1.8	2.0	1.8	TICT CIDDEN	3	V _{ІН}	,				-	2,4,5	1	1		,	,
			>"	1.1	1.1	0.8	1.1	1.1	o F		V,					'	1				,	•
			٩	•	-10	,	-	-10			l _D	1	1		1	1	. 1			,	,	,
		μA	-i.		1.0	-		1.0			l,										Pulse Out	9
			lo.	20	20	20	20	20	00		٥	-				9	,	1			Pulse In	1
		Toct @	Temperature	_55°C	+25°C	+125°C	ပ္ပ	+25°C	2		Unit	mAdc	μAde	Vdc	Vdc	Vdc	μAdc	mAdc	mAdc	mAdc	su	us
		(6	Temp		MC3112 \	Ţ	_	_		ړ	Max	-2.0	20	.1		0.4	250	- 1	20	2,0	1	
					MC3			MC3012		+75°C	Min	1		,	,	,	,	,			-	,
									MC3012 Test Limits	ې	Max	-2.0	20		-1.5	6.4	250	12.5	20	5.0	14	20
									012 T	+25°C	Min	1		5.5		,	,					,
									MC		Мах	-2.0	20	1		0.4	250		20	5.0	-	
									1	၁့၀	Win		,		,	1						-
										+125°C	Max	-2.0	20		,	0.4	250	-	20	5.0	-	
			•						\$		Min		,							1		,
y 80									MC3112 Test Limits	<u>ي</u> ر	Max	-2.0	20		-1.5	9.4	250	12.5	20	5.0	14	20
									3112 T	+25°C	Min			5.5		,	,				-	,
$^{\wedge}$									WC		Max	-2.0	.50			0.4	250		20	5.0	-	1
$\frac{1}{1}$										−55°C	Min		1					•			- 1	,
-040 0555										n l	Test	-	1	1	1	9		14	14	14	1,6	1,6
											Symbol	Jª.	IR .	BVin	v _D	VOL	ICEX	Imax	нач	IPDL	-pd ₁	tpd+
											Characteristic	Input Forward Current	Leakage Current	Breakdown Voltage	Clamp Voltage	Output Output Voltage	Output Leakage Current	Power Requirements (Total Device) Maximum Power Supply Current	Power Supply Drain	I	Switching Parameters Turn-On Delay	Turn-Off Delay

1, 2, 4, 5, 7, 9, 10, 12, 13

14

*

2, 4, 5, 7 2, 4, 5, 7

> 14 14 14

14 14

Gnd

V_{IH}X

V_{CCH}

V_{CCL}

20

> ×em

PLIED TO PINS LISTED BELOW:

14

V_{IH}X

V_{CC} 5.0

1.0 V_{mex}

ENT/VOLTAGE VALUES

5.25 5.25 5.25

4.75 5.0 4.75 5.0 4.75

9.0

1, 2, 4, 5, 7, 9, 10, 12, 13

14

2, 4, 5

14 14

*Since this is an inverting gate, power drain is minimized by grounding the inputs to gates not under test.