


"OR" INPUT
J-K FLIP-FLOP

MC3100/MC3000 series

MC3154F • MC3054F
MC3154L, P • MC3054L, P
(54H71J) (74H71J, N)



t_n	t_{n+1}	
J	K	Q
0	0	Q_n
0	1	0
1	0	1
1	1	\bar{Q}_n

$$J = J1A \cdot J1B + J2A \cdot J2B$$

$$K = K1A \cdot K1B + K2A \cdot K2B$$

Input Loading Factor:

$$J, K = 1$$


$$\text{CLOCK} = 2$$

$$\text{SET} = 3$$

Output Loading Factor = 10


Total Power Dissipation = 95 mW typ/pkg
Propagation Delay Time = 20 ns typ
Operating Frequency = 30 MHz typ

This negative-edge clocked J-K Flip-Flop operates on the master-slave principle. AND-OR gate inputs enter data into the master section on the positive edge of the clock. This data is transferred to the slave section of the Flip-Flop on the negative edge of the clock. In order to assure entry of information into the Flip-Flop, data must not change after the positive edge of the clock.



Pin numbers for the 54H71F/74H71F device are shown in the chart. These devices are available on special request.

DEVICE	PIN NUMBERS													
MC3154F,L/3054F,L,P	1	2	3	4	5	6	7	8	9	10	11	12	13	14
54H71F/74H71F	5	6	7	8	9	10	11	12	1	2	13	14	3	4



See General Information section for packaging.


OPERATING CHARACTERISTICS

Data must be applied to the J-K inputs while the clock is low. When the clock input goes to the positive logic "1" state, the data at the J and K inputs is transferred to the master section, where it is stored until the clock changes to the positive logic "0" state. Data at the J and K inputs must not be changed while the clock is high. When the clock returns to the positive logic "0" state, information in the master section is transferred to the slave section.

Application of a logic "0" to the $\overline{\text{SET}}$ input will force the Q output to the logic "1" state. The $\overline{\text{SET}}$ input overrides the clock.

Since no charge storage is involved in this flip-flop, rise and fall times are not important to its operation. Clock fall times as long as $1.0\ \mu\text{s}$ will not adversely affect the operation of the flip-flop. The clock pulse need only be wide enough to allow the data to settle in the master section. This time, which is the setup time for a logic "1", is 12 ns minimum.

SWITCHING TIME TEST CIRCUIT



MC3154, MC3054 (continued)

TEST PROCEDURES

(Letters shown in test columns refer to waveforms.)

TEST	SYMBOL	INPUT			Q	\bar{Q}	LIMITS		
		\bar{C}	J, K	S			Min	Max	Unit
Toggle Frequency	f_{Tog}	A	2.4 V	2.4 V	t	t	25	—	MHz
Turn-On Delay	t_{pd-}	B	B	2.4 V	C	C	—	27	ns
Turn-Off Delay	t_{pd+}	B	B	2.4 V	D	D	—	21	ns
Turn-On Delay	t_{sd-}	E	2.4 V	F	G	H	—	24	ns
Turn-Off Delay	t_{sd+}	E	2.4 V	F	G	H	—	13	ns

t Output shall toggle with each input pulse.

VOLTAGE WAVEFORMS AND DEFINITIONS

