

See General Information section for packaging.

OPERATING CHARACTERISTICS

Data must be applied to the J-K inputs while the clock is low. When the clock input goes to the positive logic "1" state, the data at the J and K inputs is transferred to the master section, where it is stored until the clock changes to the positive logic "0" state. Data at the J and K inputs must not be changed while the clock is high. When the clock returns to the positive logic "0" state, information in the master section is transferred to the slave section. Application of a logic "0" to the $\overline{\text{SET}}$ input will force the Q output to the logic "1" state. The $\overline{\text{SET}}$ input overrides the clock.

Since no charge storage is involved in this flip-flop, rise and fall times are not important to its operation. Clock fall times as long as $1.0 \ \mu$ s will not adversely affect the operation of the flip-flop. The clock pulse need only be wide enough to allow the data to settle in the master section. This time, which is the setup time for a logic "1", is 12 ns minimum.



SWITCHING TIME TEST CIRCUIT

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one J and one K input on each AND gate, plus the SET and CLOCK inputs. To complete testing, sequence through remaining J and K inputs in the same maner.



TEST CURRENT/VOLTAGE VALUES (All Temperatures)

K2	K2B 11-	2	2	° J						MM	1			Volts						
		1							_ī	н	5	V,	V,	V _{RH}	<pre>K</pre>	V _{II}	V _{cct}	Vcch		Ĩ
							2	MC3154	20	-1.5	1.0	0.4	2.4	4.5	2.0	0.8	4.5	5.5		
	State 1		1.2.5		1	10.50	N	MC3054	20	-1.5	1.0	0.4	2.4	4.5	2.0	0.8	4.75	5.25		
		Pin		MC3154 Test Limits	Limits	MC30	MC3054 Test Limits	Limits					TEST CURREN	TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:	INS LISTED BE	LOW:				
Characteristic	Symbol	Under	1	Max	Unit	Min	Max	Chit	or _	Ч	_ <u>s</u>	Υ,	V _R	V _{RH}	۷ _H	V _{it}	V _{ccl}	VccH	* *	Gnd
Forward Current JIA KIA	¹ F	111	1.1	-2.0	mAdc			mAdc	1.1			- 11		2,13 5**,12,13	1 1	. 1		14		952
Set		2	1	-6.0		1	-6.0		1	1		5		1,2,3,4,9,10,11,12,13	•		,			7
Clock		13	1.1	-4.0	-		-4.0	-	1, 1	i i	1.1	13	1.1	1,2,3,4,5**,9,10,11,12 1,2,3,4,5,9,10,11,12	1 1 1 1		i și	-	• •	7,6
Leakage Current J1A	I _{B1}	1		50	μAdc		50	JtAdc					1	1	-		,	14		2,5,7,13
<u>K1</u> A	-	=	1	20			20	1.1.1		1	1		11		-	1		_		5,6,7,12,13
Set Clock	1	۵ ۴		100		1	100	- <u>-</u>				1 1	0 ⁶			i .				1 2 3 4 5 7 9 10 11 12
Clock		13	1	100	-	-	100	•				<u>.</u>	13			, i	,	+	1	1,2,3,4,5,6,7,9,10,11,12
JIA	BV	1	5.5*		Vdc	5.5*		Vdc	1	1	1	1				-	1	14		2,5,7,13
KIA		=	- Jake	1	the second s	-		-			11	10	•		•		'	-		5,6,7,12,13
Set	1. 1. 1. 1	. a		1			i.				5	ï		1			•		•	6,7.9.10.11.12.13
Clock	14	13 13	-		-	-	1.1	+	1. 1	1.1	13 13	i i	. .					-		1,2,3,4,5,6,7,9,10,11,12
Output		1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1			1						1	T	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1							
Output Voltage	VoL	<u>م</u> د		0.4	Vdc	1.1	0.4	Vdc	8 9	1.1					9 10 11 12	5 1.2.3.4	14		- 22	7,13
	V	9	2.4		Vdc	2.4		Vdc	1	9	1.	1		-	-	5	14			7,13
	Đ	8	2.4	ī	Vdc	2.4		Vdc	-	80	1	1	,		9,10,11,12	1,2,3,4	14	1	13	7
Short-Circuit Current	Isc	9	-40	-100	mAdc	-40	-100	mAdc	1 1 1	1	1	1		1,2,3,4,9,10,11,12,13			1	14	1	5,6,7
		œ	-40	-100	mAdc	-40	-100	mAdc		i.	ŗ		1	1,2,3,4,5,9,10,11,12,13	. 1	-	1	14	1	6.7.8†
Power Requirements	10.0									1.00										
Power Supply Drain	Ipp.	14	10	30	mAdc		30	mAdc				-		1 2 3 4 5 9 10 11 13		1		14	. !	1,2,3,4,5,7,9,10,11,12,13
		ET	-	20	mum		-	mutit						T, 4,0,4,0,0,10,11,114		•		14	,	1107')

*Tested at 25°C only.

PA= J L 4.5 V Monientarily ground pin prior to taking measurement, then apply 4.5 volts.
Limit duration of test to 100 ns.
Momentary 4.5 V then apply gud.

MC3154, MC3054 (continued)

TEST PROCEDURES

			INPUT		_	-		LIMITS	
TEST	SYMBOL	đ	J, K	Š	a	ā	Min	Max	Unit
Toggle Frequency	fTog	A	2.4 V	2.4 V	t	+	25	-	MHZ
Turn-On Delay	-bq ⁵	8	8	2.4 V	с	с	-	27	ns
Turn-Off Delay	tpd+	в	в	2.4 V	D	D	-	21	ns
Turn-On Delay	tsd-	E	2.4 V	F	G	н	-	24	ns
Turn-Off Delay	¹ sd+	E	2.4 V	F	G	н	-	13	ns

(Letters shown in test columns refer to waveforms.)

[†]Output shall toggle with each input pulse.



VOLTAGE WAVEFORMS AND DEFINITIONS