MC4007L,P*



LOW-LEVEL GATE



HIGH-LEVEL GATE



*L suffix = 16-pin dual in-line ceramic package (Case 620 P suffix = 16-pin in-line plastic package (Case 612).

This device converts two lines of input data to a one-of-four output. The enable line provides an inhibit capability and also allows the decoder to be expanded for larger decoder systems.

The dual 2-input/4-output decoder consists of high-level and low-level gates internally connected for minimum power consumption and maximum driving capabilities. The enable gate must be in the low state to perform the decode operation shown in the truth table.

The propagation delays shown in the charts are typical and vary according to loading, interconnection wiring length, and the number of logic levels involved.

TRUTH TABLE

x	Y	00	Q1	02	Q3
0	0	0	1	1	1
1	0	1	0	1	1
0	1	1	1	0	1
1	1	1	1	1	0

1 = High State

F = 0

0 = Low State

TYPICAL	TURN-ON DELAY TIMES (ns)
	T _A = 25 ⁰ C	

Input	00	Q1	Q2	Q3
×	11.5	15.5	11.5	15.5
Y	11.5	11.5	15.5	15.5
Ē	13.5	13.5	13.5	13.5

TYPICAL TURN-OFF DELAY TIMES (ns) $T_A = 25^{\circ}C$

Input	00	Q1	Q2	Q3
×	14.0	19.0	14.0	19.0
Y	14.0	14.0	19.0	19.0
Ē	14.5	14.5	14.5	14.5

										and the second se			1. 22		TEST	CURRE	NT/VO	LTAGE	TEST CURRENT/VOLTAGE VALUES					
								0	@Test			mA	1.11					2	Volts					
								Temp	Temperature	lou	1 ₀₁₂		5	_0	۷'n	۲	۲ _F	< R K	V _{RH}	Vmax	< CC	VccL	V _{CCH}	
									0°C	17.6	16	-1.6	1.0	•	1.1	2.0	0.4	2.5	4.5		5.0	4.75	5.25	
									+25°C	17.6	16	-1.6	1.0	-10	1.1	1.8	0.4	2.5	4.5	0.7	5.0	4.75	5.25	
		1. 20 - 3	11						+75°C	17.6	16	-1.6	1.0	-	0.9	1.8	0.4	2.5	4.5	1	5.0	4.75	5.25	
					MC40	MC4007 Test Limits	Limits						TECT	aano .	ENT //	/OLTAG	E APPI	IED TO	TEST CURRENT / VOLTAGE APPILED TO PINS LISTED BELOW	DELOW	-11			
		Pin Pin	0	0°C	+3	+25°C	+75°C	2°C												DELOW				
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit		I _{ou2}	Чон	5	-	۲ _n	۲. ۲	ς κ	<	V _{RH}	Vmax	< CC	VccL	Vcch	Gnd
lnput Forward Current	I _{F1}	2		-1.6		-1.6	1	-1.6	mAdc								cu			i		ĩ	16	œ
Leakage Current	I _R	2	T.	40		40		40	μAdc	3 e - 1 1 - 1	1		τ.				1	2		1		1	16	8
Breakdown Voltage	BV	2	-	t.	5.5			1	Vdc	8 1 163		10.1	2	1	1				- 1	1	. 1	1	16	8
Clamp Voltage	v _D	2		1	1.5	-1.5		1	Vdc	1999 1997 1997 1997 1997			1	ۍ ا		-	ie National National	27 2 - 1 - 2	с том 1 м 25		1	16	ч	æ
Output Output Voltage	VOLI	4		0.4		0.4		0.4	Vdc	4			1	או ו	5,6,7			1	n Nord Nice Nice	•	1	16	1	œ
	V _{OL2}	4	1. 1. 1.	0.4		0.4	•	0.4	Vdc		4	i i i	•	1	5,6,7	-		1.1		2		16		8
	НОЛ	4	2.5	I.	2.5	3	2.5		Vdc		-	4		-	5,6	7	-0		. i	i	!	16	1.	8
Short-Circuit Current	Isc	4	-20	-60	-20	-60	-20	-60	mAdc			1	• • • •	1	1.5		1	1.	ى ع	1.5	16	1		4,8
Power Requirements (Total Device)								etta Hije y				and a start		2. e	6 (m.)									
Maximum Power Supply Current	Imax	16	L.		1	51	•		mAdc			1.9	and and a second	e La	() ()	5 1			5,6,7,9,10,11	16		1		80
Power Supply Drain IPD	IpD	16		1	•	34		-	mAdc		1		1.1	1		-	5,11	- 1	6,7,9,10	1	16	1	1	8

MC4007L, P (continued)



MC4007L, P (continued)

	MC4000	MC4000
	INPUT	OUTPUT
	LOADING	DRIVE
FAMILY	FACTOR	FACTOR
MC4000	1.0	10
MC400	1.0	10
MC2000	0.67	6
MC3000	0.7	8
MC7400	1.0	10
MC830	1.15**	12

INPUT LOADING and OUTPUT DRIVING FACTORS with respect to MTTL and MDTL families

Note: Differences in MC4000 series loading factors result from differences in specifications for each family.

**Applies only when input is being driven by MDTL gate with 2 k ohm pullup resistor. Logic "1" state drive limitations of gates with 6 k ohm pullup resistors reduce drive capability to fan-out of 3.



SWITCHING TIME TEST CIRCUIT

TEST PROCEDURES

					LIN	NITS
TEST	Ē	Y	Q1	03	Max	Uni
t _{pd+} (Y to Q1)	Gnd	A	с	-	20	ns
t _{pd-} (Y to Q1)	Gnd	A	с	-	17	ns
t _{pd+} (Y to Q3)	Gnd	A	-	в	29	ns
t _{pd-} (Y to Q3)	Gnd	A	-	в	23	ns
t _{pd+} (Ē to Q3)	A	2.5 V	-	c	21	ns
tpd- (Ē to Q3)	A	2.5 V	-	c	20	ns

VOLTAGE WAVEFORMS

