


MC4300/MC4000 series

MC4007L,P*



The dual 2-input/4-output decoder consists of high-level and low-level gates internally connected for minimum power consumption and maximum driving capabilities. The enable gate must be in the low state to perform the decode operation shown in the truth table.


The propagation delays shown in the charts are typical and vary according to loading, interconnection wiring length, and the number of logic levels involved.

TRUTH TABLE

E = 0

X	Y	Q0	Q1	Q2	Q3
0	0	0	1	1	1
1	0	1	0	1	1
0	1	1	1	0	1
1	1	1	1	1	0


1 = High State
0 = Low State




Input	Q0	Q1	Q2	Q3
X	11.5	15.5	11.5	15.5
Y	11.5	11.5	15.5	15.5
E	13.5	13.5	13.5	13.5

TYPICAL TURN-OFF DELAY TIMES (ns)
T_A = 25°C

Input	Q0	Q1	Q2	Q3
X	14.0	19.0	14.0	19.0
Y	14.0	14.0	19.0	19.0
E	14.5	14.5	14.5	14.5



*L suffix = 16-pin dual in-line ceramic package (Case 620).
P suffix = 16-pin in-line plastic package (Case 612).



ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one input and one output. Test other inputs and outputs in the same manner. Additionally, test all input-output combinations according to the truth table.

TEST CURRENT / VOLTAGE VALUES																								
Characteristic		Symbol	Pin Under Test	MC4007 Test Limits						TEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW :										Gnd				
				0°C		+25°C		+75°C		I _{OL1}	I _{OL2}	I _{OH}	I _{in}	I _D	V _{IL}	V _{IH}	V _F	V _R	V _{RH}		V _{max}	V _{CC}	V _{CCL}	V _{CCH}
				Min	Max	Min	Max	Min	Max															
Input	Forward Current	I _{F1}	5	-	-1.6	-	-1.6	-	-1.6	mAdc	-	-	-	5	-	-	-	-	-	-	-	16	8	
	Leakage Current	I _R	5	-	40	-	40	-	40	μAdc	-	-	-	-	-	-	5	-	-	-	-	16	8	
Breakdown Voltage	BV _{in}		5	-	-	5.5	-	-	-	Vdc	-	-	5	-	-	-	-	-	-	-	-	16	8	
Clamp Voltage	V _D		5	-	-	-	-1.5	-	-	Vdc	-	-	5	-	-	-	-	-	-	-	16	-	8	
Output	Output Voltage	V _{OL1}	4	-	0.4	-	0.4	-	0.4	Vdc	4	-	-	-	5,6,7	-	-	-	-	-	-	16	-	8
		V _{OL2}	4	-	0.4	-	0.4	-	0.4	Vdc	-	4	-	-	5,6,7	-	-	-	-	-	-	16	-	8
		V _{OH}	4	2.5	-	2.5	-	2.5	-	Vdc	-	-	4	-	5,6	7	-	-	-	-	-	16	-	8
	Short-Circuit Current	I _{SC}	4	-20	-60	-20	-60	-20	-60	mAdc	-	-	-	-	-	-	-	-	5	-	16	-	-	4,8
Power Requirements (Total Device)																								
Maximum Power Supply Current			I _{max}	16	-	-	51	-	-	mAdc	-	-	-	-	-	-	-	5,6,7,9,10,11	16	-	-	-	8	
Power Supply Drain			I _{PD}	16	-	-	34	-	-	mAdc	-	-	-	-	5,11	-	-	6,7,9,10	-	16	-	-	8	

MC4007L, P (continued)


INPUT LOADING and OUTPUT DRIVING FACTORS
with respect to MTTL and MDTL families

FAMILY	MC4000 INPUT LOADING FACTOR	MC4000 OUTPUT DRIVE FACTOR
MC4000	1.0	10
MC400	1.0	10
MC2000	0.67	6
MC3000	0.7	8
MC7400	1.0	10
MC830	1.15 *	12

Note: Differences in MC4000 series loading factors result from differences in specifications for each family.

** Applies only when input is being driven by MDTL gate with 2 k ohm pullup resistor. Logic "1" state drive limitations of gates with 6 k ohm pullup resistors reduce drive capability to fan-out of 3.

SWITCHING TIME TEST CIRCUIT



TEST PROCEDURES

(Letters shown in test columns refer to waveforms.)

TEST	\bar{E}	Y	Q1	Q3	LIMITS	
					Max	Unit
t_{pd+} (Y to Q1)	Gnd	A	C	—	20	ns
t_{pd-} (Y to Q1)	Gnd	A	C	—	17	ns
t_{pd+} (Y to Q3)	Gnd	A	—	B	29	ns
t_{pd-} (Y to Q3)	Gnd	A	—	B	23	ns
t_{pd+} (\bar{E} to Q3)	A	2.5 V	—	C	21	ns
t_{pd-} (\bar{E} to Q3)	A	2.5 V	—	C	20	ns

VOLTAGE WAVEFORMS

