

DUAL BINARY TO ONE-OF-FOUR LINE DECODER


MC4007L,P*



LOW-LEVEL GATE



HIGH-LEVEL GATE



*L suffix = 16-pin dual in-line ceramic package (Case 620).

This device converts two lines of input data to a one-of-four output. The enable line provides an inhibit capability and also allows the decoder to be expanded for larger decoder systems.

The dual 2-input/4-output decoder consists of high-level and low-level gates internally connected for minimum power consumption and maximum driving capabilities. The enable gate must be in the low state to perform the decode operation shown in the truth table.

The propagation delays shown in the charts are typical and vary according to loading, interconnection wiring length, and the number of logic levels involved.

E = 0 TRUTH TABLE

x	Y	QO	Q1	02	QЗ
0	0		-		
-		0			 '- -
1	0	1	0	1	1
0	1	1	1	0	1
1	1	1	1	1	0

- 1 = High State
- 0 = Low State

TYPICAL TURN-ON DELAY TIMES (ns) $T_{A} = 25^{\circ}C$

		.д		
Input	QO	Q1	Q2	Q 3
х	11.5	15.5	11.5	15.5
٧	11.5	11.5	15.5	15.5
Ē	13.5	13.5	13.5	13.5

TYPICAL TURN-OFF DELAY TIMES (ns) $T_A = 25^{\circ}C$

Input	Q0	Q1	Q2	Q 3
×	14.0	19.0	14.0	19.0
Y	14.0	14.0	19.0	19.0
Ē	14.5	14.5	14.5	14.5

P suffix = 16-pin in-line plastic package (Case 612).

MC4007L, P (continued)

010000000000000000000000000000000000000	03	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	03 - 15
y ×	>	= 0 X	× 0
ELECTRICAL CHARACTERISTICS	procedures are shown for only one	outputs in the same manner. Addi	ording to the truth table.

															TEST	CURRE	NT/VO	LTAGE	TEST CURRENT/VOLTAGE VALUES					
								ø	@Test			mA						~ ;	Volts					
								Tem	Temperature	Ιοι	lor2	Но	l,	l _o	VIL	V _{IH}	V _F	۸ 8	V _{RH}	V	V _{CC}	V _{CCL}	Уссн	
									၁့၀	17.6	16	-1.6	1.0	-	1.1	2.0	9.4	2.5	4.5		5.0	4.75	5.25	
									+25°C	17.6	91	-1.6	1.0	-10	1.1	1.8	0.4	2.5	4.5	7.0	5.0	4.75	5.25	
									+75°C	17.6	91	-1.6	1.0		6.0	1.8	9.4	2.5	4.5		5.0	4.75	5.25	
		i			MC40	07 Tes	MC4007 Test Limits						TEST	aal).	ENT /	OLTAG	F APPI	ED TO	TEST CHREENT / VOLTAGE APPLIED TO PINS LISTED BELOW	BEI OW.				
		P. P	0	၁့၀	+2	+25°C	+	+75°C						3		2		2	THE COLE	DELOW				
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	lou	lotz	_e	l,	l _o	VIL	V _{IH}	VF	V _R	V _{RH}	V	V _{CC}	VccL	V _{ссн}	Gnd
Input Forward Current	떕	2	r	-1.6		-1.6	1	-1.6	mAdc	-							ın	- 1		1		í	16	. &
Leakage Current	Ţ,	2	12.	40	1	40		40	μAdc	Y = -,	, r.,			1	1			co.	1	1	1	1	16	·
Breakdown Voltage	BV in	2		t	5.5	1			Vdc	-	1	1	ıc.	1	317	. 1		. 1.	lo de		. 1	1	16	80
Clamp Voltage	$\alpha_{\rm D}$	2				-1.5			Vdc				ı	2				1 (L)	e sou		,	16	1	∞
Output Output Voltage	VOLI	4		0.4	1	0.4		0.4	Vdc	4				1	5,6,7				1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		1	16	10	- ∞
	Vol.2	4	-	0.4	1	0.4	-	0.4	Vdc		4	i.		ı	5,6,7					1		16		8
	нол	4	2.5		2.5	1	2.5		Vdc	1		4		1	5,6	7			i	ı	•	16	1.	80
Short-Circuit Current	$^{ m DS}_{ m I}$	4	-20	09-	-20	09-	-20	09-	mAdc	-		1		1		1	-	I.	2	1	16			4,8
Power Requirements (Total Device)												NAME OF THE OWNER		2	6						Y.			
Maximum Power Supply Current	Imax	16	L	1	1	51		Sir J	mAdc			1°9		. 1	,	,	1	1	5,6,7,9,10,11	16		1	1	8
Power Supply Drain	ad _I	91	•		r	34	1	1	mAdc	1	, 1 1		le s				5,11	- 1	6,7,9,10	1	16		1	80


INPUT LOADING and OUTPUT DRIVING FACTORS with respect to MTTL and MDTL families

	MC4000	MC4000
	INPUT	OUTPUT
	LOADING	DRIVE
FAMILY	FACTOR	FACTOR
MC4000	1.0	10
MC400	1.0	10
MC2000	0.67	6
MC3000	0.7	8
MC7400	1.0	10
MC830	1.15**	12


Note: Differences in MC4000 series loading factors result from differences in specifications for each family.

""Applies only when input is being driven by MDTL gate with 2 k ohm pullup resistor. Logic "1" state drive limitations of gates with 6 k ohm pullup resistors reduce drive capability to fan-out of 3.

SWITCHING TIME TEST CIRCUIT



TEST PROCEDURES



VOLTAGE WAVEFORMS

