



This device consists of seven Exclusive NOR gates connected to check even parity. The output will be in the logic "1" state as long as the "1" state is present on an even number of inputs. The additional Exclusive NOR gate can be used to connect two 8-bit parity trees to form a 16-bit parity tree, or it can be used to convert the parity tree to check odd parity by connecting one gate input to the output of the parity tree and grounding the other input. This conversion can also be accomplished by connecting a simple inverter to the output of the parity tree.

> Input Loading Factor = 2 Output Loading Factor = 10

Total Power Dissipation = 150 mW typ/pkg Propagation Delay Time = 15-30 ns typ



tpd- (3 Gates)

t_{pd-} (1 Gate)

150

120

tpd+ (1 Gate

90

CL, LOAD CAPACITANCE (pF)

TYPICAL PROPAGATION DELAY TIMES

FIGURE 2 - ONE-GATE DELAY versus TEMPERATURE tpd ^tpd 0 25 50 75 100 125 TA, AMBIENT TEMPERATURE (°C)



*F suffix = TO-86 ceramic flat package (Case 607).

V_{CC} = 5.0 Vdc

30

 $T_A = 25^{\circ}C$ Fan-Out = 1 = 25°C

28

24

20

16

12

o

L suffix = TO-116 ceramic dual in-line package (Case 632). P suffix = TO-116 plastic dual in-line package (Case 605).

60

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one input and one output. Test other inputs and output in the same maner. To com-plete testing, test all input-output combina-tions according to the logic equation.



			-						TEST CURRENT/VOLTAGE VALUES	RENT,	VOL ¹	LAGE	VALUI	S					
			L		-	mA							Volts	s					
		@ Test Temperature		1011	1012	HO	lin	a	VIL	нил		VF VR	VRH	Vmax	VCC	VCCL	VCCH	ХНІУ	
		-96	-55°C	16	18.4	-1.6	1	1	1.1	2.0	0.4	0.4 2.4	4.0	į	5.0	4.5	5.5	1	
MC	MC4308	< +2E	+25°C	16	18.4	-1.6	1.0	-10	1.1	1.8	0.4	2.4	4.0	7.0	5.0	4.5	5.5	2.4	
		+125	+125°C	16	18.4	-1.6	1	1	0.8	1.8	0.4	2.4	4.0	ŀ	5.0	4.5	5.5		
		~	ر د د	16	17.6	-1.6	1	1	1.1	2.0	0.4	2.5	4.0	1	5.0	4.75	5.25	1	
MC	MC4008	< +2E	+25°C	16	17.6	-1.6	1.0	-10	1.1	1.8	0.4	2.5	4.0	7.0	5.0	4.75	5.25	2.4	
		32+	+75°C	16	17.6	-1.6	1	1	0.9	1.8	0.4	2.5	4.0	1	5.0	4.75	5.25	T	
3 Test Limits	nits		-					u L	TEST CLIBBENT WOLLTAGE APPLIED TO PINS LISTED BELOW	AGE A	al Idd	DTO	ISNIG	ISTED B	EL OW				
-25°C	+75°C	0	ſ	T	T	-		1										T	
n Max	Min Max		Unit	170	1012	HOI	lin	9	۸۱L	HI	۲F	ч,	VRH	Vmax	vcc	VCCL	VCCH	ХНИХ	Gnd
-3.2	1	-3.2 mb	mAdc	1	1	1	1	1	1	1	-	1	13	1	1	1	14	1	7
80	1	80 µA	uAdc	1	1	1	ī	1	1	1	1	-	1	1		1	14	,	7,13
-1	1	× I	Vdc	1	1	1	-	1	1	1	1	1	1	1	1	1	14	1	7,13
-1.5	1,	>	Vdc	1	1	1.	1	-	1	1	1	1	1	1	1	14	1	1	7
	-		-																

												MC	MC4008	~	+25°C	16	17.6	-1.6	1.0	-10	1.1	1.8	0.4	2.5	4.0	7.0	5.0	4.75	5.25	2.4	
														_	+75°C	16	17.6	-1.6	1	1	0.9	1.8	0.4	2.5	4.0	1	5.0	4.75	5.25	-	
		1		MC	4308	MC4308 Test Limits	mits			W	C4008	MC4008 Test Limits	mits							TES	TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW	AGE A	PPI IFI	DIO	INS L	STED	SELOW:				
		-		-55°C	+	+25°C	+12	+125°C		000	ļ,	+25°C	+75°C	00																	
Characteristic	Symbol			Min Max Min	Min	Max		Min Max	Ni	Max	Σ	Max	Min	Max	Unit	1001	1012	HOI	lin	9	VIL	HI N	۲F	۲R	VRH	Vmax	vcc	VCC VCCL	VCCH	ХНХ	Gnd
Input Forward Current	Ľ	-	1	-3.2	1	-3.2	1	-3.2	1.	-3.2	1	-3.2	1	-3.2	mAdc	ı	1	1	1	1	, 1	1	-	1	13	1	I	1	14	1	7
Leakage Current	RI	-	T.	80	Ĩ	80	1	8	I.	80	1	80	1	80	μAdc	1	1	Ļ	1	1	1	1	1	-	1	1	1	1	14	1	7,13
Breakdown Voltage	BVin	-	Ť	1	5.5	i	1	1	!	1	5.5	-1	1	1	Vdc	1	'	1	-	1	1	1	1	1	1	1	1	1	14	1	7,13
Clamp Voltage	^N D	-	1	1	1	-1.5	1	1	1	1	1	-1.5	1,	1	Vdc	1	I	I.	1	-	1	1	1	1	1	1	1	14	1.	1	7
Output Output Voltage	Vol	ωω	(.)	0.4	-1.1 	0.4	1.1	0.4	. 1.1	0.4	11	0.4	1.1	0.4	Vdc Vdc	00 I	1 00	1.1	. 1 1	11	2,3,9,10,11,12,13 2,3,9,10,11,12,13		11	11	11	1 - 1	-1-1	1 4	4)	11	7 7
	HON	∞	2.4	1	2.4	1;	2.4	10 C	2.5	1	2.5	1	2.5	1	Vdc	1	1	80	1	1	1,2,3,9,10,11,12,13	1	1	1	1	1	1	14	1		7
Short-Circuit Current	Isc	80	-20	-65	-20	-65	-20	-65	-20	-65	-20	-92	-20	-65	mAdc	1	1	1	1	1	1,2,3,9,10,11,12,13	i	ì	1	1	I	14	1	1	-	7,8
Power Requirements (Total Device) Maximum Power Supply Current	Imax	4	$\sum_{i=1}^{n} \int_{-\infty}^{\infty}$	1	1. j. j.	28		i I San San Sa	!	1	$\sum_{i=1}^{n-1} \frac{1}{i_{i+1}} \sum_{i=1}^{n-1} \frac{1}{i_{i+1}}$	28	1	1	mAdc	I	1	1	1	1	1	1	I	I	5,13	14	1	1	1		1,2,3,4,7 9,10,11,12
Power Supply Drain	Odł	14	1	1	$ 1\rangle$	45	1	1	1	1	1	45	1	1	mAdc	1	1	1	ł	1	1	1	1	1	5,13	I.,	14	1	1	1	1,2,3,4,7 9,10,11,12
Switching Parameters	1.1		-	-	2.1	4.3			-							Pulse In	u a	Pulse Out	Out	ŕ											
Turn-On Delay	t-bd-1	1,8	1	ų.	1	46	ı	1	1	1	1	46	1	J	su	-		ω	8	1	1.	1	1	1	1	1	14	1	1	2,3,9,10,11,12	7,13
	tpd-2	4,6	1	1	1	23	1	1	4	1	1	23	1	1	su	4	-	9		1	1	1	1	1	1	1	14	1	!	1	5,7
Turn-Off Delay	1+bd1	1,8	1	1	1	46	1	I	1	1	1	46	1	1	su	-		80		1	1	1	1	1	1	1	14	1	1	2,3,9,10,11,12	7
	tpd+2	4,6	1	1	1	23	1	1	1	1	1	23	1	1	su	4	-	9	9	1	ı	ı	1	1	1	١	14	í	1	I	5,7
									ŀ																						

MC4308F,L, MC4008F,L,P (continued)

MC4308 MC4308 MC4008 MC4008 INPUT OUTPUT INPUT OUTPUT LOADING LOADING LOADING LOADING FAMILY FACTOR FACTOR FAMILY FACTOR FACTOR MC4300 1.0 10 MC4000 10 10 MC500 1.2 12 MC400 1.0 10 MC2100 0.8 8 MC2000 0.67 6 MC3000 MC3100 0.8 8 0.7 8 MC5400 1.0 10 MC7400 1.0 10 MC930 MC830 1.0* 10 1.15 12

INPUT AND OUTPUT LOADING FACTORS with respect to MTTL and MDTL families

Applies only when input is being driven by MDTL gate with 2.0 kilohm pullup resistor. Logic ''1'' state drive limitations of gates with 6.0 kilohm pullup resistors reduce drive capability to fan-out of 3.



SWITCHING TIME TEST CIRCUIT

VOLTAGE WAVEFORMS





APPLICATIONS INFORMATION

A parity generation tree (simple parity) for a 20-bit word is shown in Figure 5. It uses two MC4308/4008 8-bit parity trees and one MC4310/4010 dual 4-bit parity tree. If a parity word containing odd parity is required (i.e., the 20-bit word plus the parity bit are to contain an odd number of "1's"), the direct output from the parity tree (output A) is used as the parity bit. If even parity is required, the extra Exclusive-NOR gate in one MC4308/4008 provides the inversion when connected as indicated for output B.



A parity detection circuit for a 20bit word is shown in Figure 6. The 20-bit word is connected to a two-stage parity tree identical to that used for the 20-bit parity generator; however, for the detection circuit the output of the tree must be compared with the input parity bit. The parity bit serves as an input to the second stage of the tree. For odd parity detection, output A will be a logic "1" if no error has occurred. For even parity detection, a logic "1" will appear at output B if no error has been introduced. Longer word lengths can be examined in a similar manner.

FIGURE 6 - 20-BIT PARITY DETECTOR