

ADDERS

MC4300/MC4000 series

MC4328F,L thru MC4331F,L*
MC4028F,L,P thru MC4031F,L,P*

CONDENSED TRUTH TABLE FOR THE Nth STAGE

8		9		11		12,13		13, 14, 1		5		6		7		Comment Note 3
A _n	B _n	C _{in1} [n-1]	Note 1	Note 2	Sum	C _{out}	MC4330/4030 MC4331/4031 C _{out}	MC4328/4028 MC4329/4029 C _{out}								
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	—
0	0	0	0	1	1	1	0	0	0	0	0	0	0	0	0	—
0	0	0	1	1	0	1	0	0	0	0	0	0	0	0	0	φ
0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	φ
0	0	1	0	1	1	0	0	0	0	0	0	0	0	0	0	φ
0	0	1	1	1	0	1	0	0	0	0	0	0	0	0	0	φ
0	1	0	0	0	0	1	1	0	0	0	0	0	0	0	0	—
0	1	0	0	1	0	1	0	0	0	0	0	0	0	0	0	—
0	1	0	1	1	0	0	1	0	0	0	0	0	0	0	0	φ
0	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	φ
0	1	1	0	1	1	0	0	0	0	0	0	0	0	0	0	φ
0	1	1	1	1	0	0	1	0	0	0	0	0	0	0	0	φ
1	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	—
1	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	—
1	0	1	0	1	0	0	1	0	0	0	0	0	0	0	0	φ
1	0	1	1	1	0	0	1	0	0	0	0	0	0	0	0	φ
1	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	—
1	1	0	0	1	1	0	1	0	0	0	0	0	0	0	0	—
1	1	0	1	0	0	1	0	0	0	0	0	0	0	0	0	φ
1	1	0	1	1	0	0	1	0	0	0	0	0	0	0	0	φ
1	1	1	0	0	0	0	0	1	0	0	0	0	0	0	0	—
1	1	1	0	1	1	0	1	0	0	0	0	0	0	0	0	—
1	1	1	1	0	1	0	1	0	0	0	0	0	0	0	0	φ
1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	φ

Note 1. This column represents the AND function whose inputs are pins 13 and 12, and is defined by the expression $(A_{n-1} \odot B_{n-1})(C_{in}[n-2])$.
 Note 2. This column represents the AND function whose inputs are pins 13, 14, and 1, and is defined by the expression $(A_{n-1} \odot B_{n-1})(A_{n-2} \odot B_{n-2})(C_{in}[n-3])$.
 Note 3. φ = Don't Care. The "Don't Care" occurs for the MC4330-31/4030-31 only, because the C_n and the φ_n from any one previous stage entering a given subsequent stage cannot be simultaneously at logic "1".

This family of fast adders is designed for use in parallel look-ahead carry adder applications where high-speed addition is required. The dependent-carry fast adders have a Carry output that is dependent upon the two input bits for that stage plus the Carry input from all previous stages. The Carry output from the MC4330/31 is independent of the carry from the previous stages.

Input Loading Factor:

- ⊕_{in1}, A, B = 2
- ⊕_{in2}, C_{in1}, C_{in2}, C_{in3} = 1



Output Loading Factor:

- MC4328, MC4330 = 15 MTTL I Loads
- MC4329, MC4331 = 7 MTTL I Loads
- MC4028, MC4030 = 12 MTTL I Loads
- MC4029, MC4031 = 6 MTTL I Loads

Total Power Dissipation = 125 mW typ/pkg

Add Delay = 25 ns typ


Carry Delay = 13 ns typ



* F suffix = TO-86 ceramic flat package (Case 607).
 L suffix = TO-116 ceramic dual in-line package (Case 632).
 P suffix = TO-116 plastic dual in-line package (Case 605).

MC4328F,L thru MC4331F,L, MC4028F,L,P thru MC4031F,L,P (continued)

CIRCUIT SCHEMATIC



(a) Connection shown by dashed line used only on dependent-carry devices.

MC4328F,L thru MC4331F,L, MC4028F,L,P thru MC4031F,L,P (continued)

ELECTRICAL CHARACTERISTICS


Input test procedures are shown for only inputs \textcircled{A} in2 and A. Other inputs are tested in the same manner. Output tests should be completed according to the truth table.

Characteristic	Pin Under Test	MC4328 thru MC4331 Test Limits						MC4028 thru MC4031 Test Limits						TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:																			
		-55°C		+25°C		+125°C		0°C		+25°C		+75°C		mA				Volts															
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Pr*	Std	I _{OH}	I _{OL}	Pr*	Std	V _{IL}	V _{IH}	V _R	V _{AH1}	V _{HO}	V _{OH}	V _{max}	V _{CC}					
Input	Forward Current	1	-1.33	-	-1.33	-	-1.66	-	-1.66	-	-1.66	-	-1.66	mAdc	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-				
		8	-2.66	-	-2.66	-	-3.32	-	-3.32	-	-3.32	-	-3.32	mAdc	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
Leakage Current	I _R	1	-	0.1	-	0.1	-	0.1	-	0.1	-	0.1	mAdc	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
		8	-	0.1	-	0.2	-	0.2	-	0.2	-	0.2	mAdc	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
Inverse Beta Current	I _L	1	-	0.1	-	0.1	-	0.1	-	0.1	-	0.1	mAdc	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
		8	-	0.2	-	0.2	-	0.2	-	0.2	-	0.2	mAdc	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
Breakdown Voltage	BV _{in}	1	-	5.5	-	5.5	-	5.5	-	5.5	-	5.5	Vdc	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
		8	-	5.5	-	5.5	-	5.5	-	5.5	-	5.5	Vdc	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
Output	Output Voltage	5	-	0.45	-	0.45	-	0.45	-	0.45	-	0.45	Vdc	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
		7	2.5	-	2.4	-	2.5	-	2.4	-	2.5	-	2.4	Vdc	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
Leakage Current	I _{OLK}	6	-	0.25	-	0.25	-	0.25	-	0.25	-	0.25	mAdc	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
		5**	-25	-100	-25	-100	-25	-100	-25	-100	-25	-100	mAdc	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Short-Circuit Current	I _{SC}	5	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	Vdc	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
		7	2.7	-	3.1	-	3.15	-	2.8	-	3.1	-	3.15	Vdc	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Power Requirements (Total Device)	I _{max}	4	-	-	-	-	-	-	-	-	-	-	mAdc	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
		4	-	32	-	32	-	41	-	41	-	41	mAdc	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Power Supply Drain	I _{PDH}	4	-	38	-	38	-	48	-	48	-	48	mAdc	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
		4	-	38	-	38	-	48	-	48	-	48	mAdc	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

*Prime Fan-Out
**Short one output at a time.

MC4328F,L thru MC4331F,L, MC4028F,L,P thru MC4031F,L,P (continued)

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



SWITCHING TIME TEST PROCEDURES
(Letters shown in test columns refer to waveforms.)

TEST	PINS UNDER TEST (In/Out)	INPUT PIN							OUTPUT PIN			LIMITS ns max	
		8 A	9 B	11 C _{in1}	12 C _{in2}	13 ⊕ _{in1}	14 C _{in3}	1 ⊕ _{in2}	5 SUM	6 ⊕ _{out}	7 C _{out}		
t _{pd+}	11/5	Open	Gnd	X	Open	Gnd	Open	Open	Open	Y	-	-	35
t _{pd-}	11/5	Open	Gnd	X	Open	Gnd	Open	Open	Open	Y	-	-	35
t _{pd+}	8/6	X	3.0 V	Gnd	Gnd	Open	Gnd	Open	-	Y	-	-	30
t _{pd-}	8/6	X	3.0 V	Gnd	Gnd	Open	Gnd	Open	-	Y	-	-	30
t _{pd+}	8/7	X	3.0 V	Gnd	Gnd	Open	Gnd	Open	-	-	Z	-	20
t _{pd-}	8/7	X	3.0 V	Gnd	Gnd	Open	Gnd	Open	-	-	Z	-	20
t ₊		Tested during each of the above tests.										8.0	
t ₋		Tested during each of the above tests.										5.0	

MC4328F,L thru MC4331F,L, MC4028F,L,P thru MC4031F,L,P (continued)

TYPICAL APPLICATION

The MC4328/29 and MC4330/31 adders can be used with the MC4332 Carry Decoder to build 8-stage look-ahead carry subsystems. Each stage examines the carry outputs from all previous stages while adding bits A and B for that stage. The carry outputs of the first and eighth stages are dependent upon the carry inputs from previous stages; thus the MC4328/29 adder is used for stages one and eight while the MC4330/31 adder is used for stages two through seven. The MC4332 Carry Decoder is used to expand the look-ahead carry input capability required for stages four through eight.

The add delay of an eight stage adder is equal to the sum of the add delay and the delay from the A and B inputs to the \oplus output of one stage. Thus the typical add delay for an 8-stage adder is $25 \text{ ns} + 13 \text{ ns}$ or 38 ns typical.

When expander inputs are not used they should not be connected to any external point. This minimizes possible problems resulting from noise pick-up.

