MC4300/MC4000 series

MC4344F, L* MC4044F, L, P*

PHASE-FREQUENCY DETECTOR



This device contains two digital phase detectors and a charge pump circuit which converts MTTL inputs to a dc voltage level for use in frequency discrimination and phase-locked-loop applications.

The two phase detectors have common inputs. Phase-frequency detector 1 is locked in (indicated by both outputs high) when the negative transitions of the variable input (VI) and reference input (RI) are equal in frequency and phase. If the variable input is lower in frequency or lags in phase, the U1 (up) output goes low; conversely the D1 (down) output goes low when the variable input is higher in frequency or leads the reference input in phase. It is important to note that the duty cycles of the variable input is note that the duty cycles of the variable input are not important since negative transitions control system operation.

negative transitions control system operation. Phase detector 2, on the other hand, is locked in when the variable input phase lags the reference phase by 90° (indicated by the U2 and D2 outputs alternately going low with equal pulse widths). If the variable input phase lags by more than 90°, U2 will remain low longer than D2, and, conversely, if the variable input phase lags the reference phase by less than 90°, D2 remains low longer. In this phase detector the variable input and the reference must have 50% duty cycles. The charge pump accepts the phase detector outputs (U1 or U2 applied to PU, and D1 or D2 applied to PD) and converts them to fixed amplitude positive and negative pulses at the UF and DF outputs respec-

The charge pump accepts the phase detector outputs (U1 or U2 applied to PU, and D1 or D2 applied to PD) and converts them to fixed amplitude positive and negative pulses at the UF and DF outputs respectively. These pulses are applied to a lag-lead active filter, which incorporates external components, as well as the amplifier provided in the MC4344/4044 circuit. The filter provides a dc voltage proportional to the phase error.





F suffix = TO-86 ceramic flat package (Case 607).

L suffix = TO-116 ceramic dual in-line package (Case 632).

P suffix = TO-116 plastic dual in-line package (Case 605).

ELECTRICAL CHARACTERISTICS



INPUT							
	INF	τυν		out	TUP		
STATE	RI	VI	U1	D1	U2	D2	
1	0	0	х	х	1	1	
2 3	1	0	х	X	0	1	
	1	1	X X	x x	1	Ó	
4	1	0	×	х	ò	1	
5	0	0	X	х	1	1	
6	1	0	××	х	0	1	
7	0	000000000000000000000000000000000000000	×	× × × ×	1	1	1
8	1	0	×	x	ò	1	
9	0	0	0	1	1	1	
10	0000	1	0	1	1	1	
11	0	0	1	1	1	1	
12	0	1	1	1	1	1	
13	00	0	1	0	1	1	
14		1	1	0 0	1	1	
15,	0 1 0	0	1	0	1	1	
16	1	0	1	0	0	1	
17	0	0	1	1	1	1	

TRUTH TABLE

This is not strictly a functional truth table; i.e., it does not show all possible modes of operation. It is useful for dc testing.

1. X indicates output state unknown.

U1 and D1 outputs are sequential;
i.e., they must be sequenced in order shown.

U2 and D2 outputs are combina-tional; i.e., they need only inputs shown to obtain outputs.

Phase Freq		110	TEST CURRENT/VOLTAGE VALUES mA Volts														_		-	T												
Detector 2	D2													6	Test				<u>г</u> т		_				_	-	-	1	1		4	
	-06													Temp	erature		OH1	10H2	lin			_	VIH	٧F		VRH	Vout	Vcc		VCCH	-	
													MC434	.)	-55°C +25°C	20	-1.6	+1.0	10	-10 0	0.002	1.1	2,0	0.4	2.4	4.5	1.5	5.0	4.5	5.5	-	
													mc=34		125°C	20	-1.6	-1.0	-			0.9	1.8	0.4	2.4	4.5	1.5	5.0	4.5	5.5	1	
														6	0°C	20	-1.6	-1.0	-			1.1	2.0	0.4	2,5	4.5	1.5	5.0	4.75	5.25	1	
												1	MC404	4 {	+25°C	20	-1.6	-1.0	1.0	-10 0	0.002	1.1	1.8	0.4	2.5	4.5	1.5	5.0	4.75	5.25	1	1
									_	_			2.14	1	+75°C	20	-1.6	-1.0	- 1	- 0	0.002	0.9	1.8	0,4	2.5	4.5	1.5	5.0	4.75	5.25		
		Pin	-			Test Lin	-					Test Li					TE	ST CUP	RREN	T/VO	LTAG	E AP	LIEC	D TO	PINS	LIST	D BEL	ow:		-	1	
Characteristic	Symbol	Linder Test	-5 Min	5°C Mex	+2! Min	5°C Max	+12 Min	Max	Min	PC Max		Max	+75 Min	Max	Unit		юнт	10H2	In	10	14	VIL	VIH	VF	VR	VRH	Vout	Vcc	VCCL	VCCH	Pulse	•
put	-							1.1						117	10	100	0	0112	1	-+	-			ŕ	<u> </u>	- 67	- out		- CCL	Con	+ ·	+
Forward Current	'F	1	1.	-4.8	-	-4.8	-	-4.8	-	-4.8	-	-4.8	-	-4.8	måde	1	-	-	1 = 1	-	-	-	-	1	-	-	-	1	-	14	-	1
		11	12	-1.6	-	1.0	-	-1.6		-1.6	Ξ.	-1.6	-	-1.5		-		_	- 1	-	-	-	-	3	-	-	1 -	-	-	1	12	
.eakage Current	Ì₽.	1	-	120	-	120	-	120	-	120	-	120	-	120	#Adc	-	· -)	-	-	-	-	-	-	-	1	-	-	-	-	14	-	Ĩ
		3	-	120	-	120	-	120	-	120	1	120	-	120				-	-	-	-	-	-	-	3	-	-	1 2	-	14	-	
		11	-	40	-	40	-	40	-	40	-	40	-	40	. *	-	-	-	-	-	-	-	-	-	11	-	-	-	-	14	1	ĺ
reakdown Voitage	8Vin	1	-	-	5,5	-	-	-	-	-	5.5		-	-	vac	-	-	-	1	-	-	1	-	-	-	-	-	-	~	14	-	Ĩ
		3	1 -	1		-	- 1	1.2	-	1	1 🕴	-		-		12	~	-	3	-1	- 1	-	-	-	-	-	1 -	-		1	1.2	
Jamp Voltage	V _D	1	-	-	-	-1.5	-	-	-	-	-	-1,5	-	-	Vric	-	-	-	-	1	-	-	-	-	-	-		-	14	-	-	-
	Ļ	3	-	~	-	-1.5	-	-	-	-	-	-1.5	-	-	Via:	-	-	-	-	3	-	-	-	-	-	-	-	-	34			
tput (Note 1) Dutput Voltage	VOH	6	2.4	-	2.4	-	2.4	-	2.5	-	25	-	25	-	Vdc	-	6	-	-		-	1,3		-		-	-	-	14	-	-	J
		12	2.4	-	2.4	-	2.4	-	2.5	-	2.5	-	2.5	-	Vđc	-	12	-	-	-	-	1.3	-	-	-	-	-	-	14	-	-	_
	**	-	-	-		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	- 1	ā	1	-	-	-	+	-	14		+	_
	VOL	6	24	0.4	- 2.4	0.4	2.4	0.4	2.5	0.4	2.5	0.4	2.5	0.4	Vđ¢ Vđ¢	6	1.2	-	-	-	-	-	1.3	-	-	-	-	-	14	-	-	
	VOH		-	+	-	-		-	2.5	-	2.5	-	23	-	Vac	-	12		-	-	-	5	1,3	-	~	-	-	-	14	-	-	-
	**	-	-	-	-		-	-	-	-	_	_	-	_	Vik	-	-	-	_	-	-	1.3	-	-	_	-	1 -	-	14	1 -	1 -	
	VOH	6	2.4	-	2.4	-	2.4	-	2.5	_	2.5	-	2.5	-	Vdc		6	-	-	-	-	3	1	1	-	-	-	-	14	-	-	Î
	VOL	12	-	0.4	-	0.4	-	0.4	-	04	-	0.4	-	0.4	Vdc	12		-	-	-	-	3	1	**	-	-	-	-	14	-		-
		-		-	-	-		-	_	-	~	-	-	1	1 -	1	1	-	12	-	-	33	1	-		-	-	-	10	1	12	
	VOH	2	2.4	-	24	-	2.4	-	2.5	-	2.5	-	2.5	-	Vdc	-	2	-	- 1	-	-	1,3	+	-	-	-	-	-	14	-	-	1
	VOL	13	-	0.4	-	04	-	0.4	-	0.4	-	04	-	04	Vdc	13	-	-		-	-	1,3	-	-	-	-	-	-	14	-	-	-
	VOH VOL	13	2.4	04	2.4	0.4	2.4	0.4	2.5	0.4	2.5	0.4	2.5	0.4	Vdc Vdc	13	2	-	-	-	-		3	-	_	-	-	1	14 14	-	-	
	VOH	2	2.4	-	2.4	-	2.4	-	2.5	-	25	-	2.5	~	Vdc	-	2	-	- 1	-	-	1,3	-	-	-	-	-	-	14	-	-	
		13	2.4	-	2.4	-	2.4	-	2.5	-	2.5	-	2.5	~	Vdc	-	13	-	-	-	-	1,3	-	-	-	-	-	-	14	-		
	Voн	2	2.4	-	2.4	-	24 24	_	2.5	1	2.5	1	2.5 2.5	-	Vdc Vdc	1	2	× = 1	-	-	2	1	3	-	- 1	5	-	-	14	1.2	-	
	VOL	2	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	Volc	2		-	- 1	-	-	1,3	-	~	-	-	-	-	14	-	-	Ĩ
	⊻он	13	2.4	-	2.4	-	2.4	-	2.5	-	2.5	-	2.5	-	Vdc	-	13	-		-	-	1,3	-	-	-	-	-	-	14	-	-	_
	VOL VOH	2 13	2.4	0.4	2.4	0.4	24	0.4	2.5	0.4	2.5	0.4	2.5	04	Vdc Vdc	2	- 13	-	1:1	-	-	1	3	-	- 1	2	-	1	14 14	=	-	
	VOL	2	24		24	-	2.4	-	2.5	-	2.5		2.5	-	Vdc	2	- 1	-		1	-	1,3	-	-	-	-	-	-	14	-	-	-
	VOH	13	2.4	-	2.4	-	2.4	-	2.5	-	2.5	-	2.5	-	Vđc	-	13	-	-	-	-	1.3	-	-	-	-	-	-	14	-	-	
	VOL VOH	2	2.4	-	2.4	- 7	2.4	1	2.5	-	2.5	-	2.5	-	Vdc Vdc	2	- 13	-	1 - T	-	-	3	1	-	-	-		-	14 14	-	-	Î
	VOH VOH	2	2.4	-	2.4	-	2.4	-	2.5	-	2.5	-	2.5	-	Vdc	-	2		-	-	-	1,3	-	-		-	-	-	14	-	-	-
		13	2.4		2.4	-	2.4	-	2.5	-	2.5	-	2.5	-	Vdc	-	13	_	-	-	-	1,3	-	_	_	-	1 -	-	14	1 -	-	_
hort-Circuit Current	'sc	2	-20	-65	-20	-65	30	-85	-20	er.	-20	-85	20	-85	10 A 100	-	-	-	- 1	-	-	3	1	-	-	-	-	-	-	- 1	14	Ĩ
		6 12														12	-	-	-	-	-	1,3	-	-	-	-	-	14	-	1.2	1.2	j
100 C		13	1	1	*	1	ŧ	+	1	ŧ	1	1	1	1	1	-	-	-	-	-	-	3	1	-	-	-	-	1	-	-	-	_
zakage Current	IOLK	2	-	250	-	250	5	250	-	250	-	250	-	250	#Adc	-	-		-		-	3	1	-	-	-	-	14	-	-	-	Ĩ
		12	-		-		-		-		-	11	-		11	-	-	-	2		-	1.3	_	-	-	-	1		-	1	-	
	1	13		1	-	V	-	۲	-		-	1		Y	•	-	-	-	-	-	-	3	1	-	-	-	-	T	-		-	-
Voltage	VCE	5	-	-	0.5	-	-	-	-	-	0.5	-	-	-	vdc	-	-	-	5	-	-	-	-	-	-	-	-	-	-	-	-	į
utput Voltage	VEH	10	1.5	-	15	-	1.5	-	1.5	-	1.5	-	1.5	-	Vdc	-	-	10	-	-	-	11	-	-	- 1	-	-	-	14	-	-	1
utput Current	10	8	0.2	-	0.8	-	1.0	-	0.5	-	0.8	-	1.0	-	mAdc	-	-	-	- 1	-	9	-	-	- 1	-	-	-	-	-	8	-	-
aakage Current	OLK	8	-	120	-	120	-	120	-	120	-	120	-	120	#Adc	-	-	-	- 1	- 1	-	-	-	-	-	-	-	-	·	8		1
		10	-	5.0	-	5.0	-	5.0	-	5.0	-	5.0	-	5.0	μAdc	~	-	-	-	-	-	-	-	-	11	10	-	-	~	14		4
ver Requirements Total Device)																												1.5				1
ower Supply Drain	190	14	1	40		40		40		40		40		40	mAde													14			1	1

The burlot of the vertex has be readed by deviceing integration in the had and input states according to the truth table and functional diagram. All input, power supply and ground voltages must be maintained between tests unless otherwise noted. Procedures identified by a double asteries (**) in the Symbol column are necessary to change the state of the sequential logic.

Vise 1: VOCL VCC Used to change power supply voltage from previous test.

MC4344F,L , MC4044F,L,P (continued)



MC4344F,L , MC4044F,L,P (continued)

